decimal mode tests can be disabled for the ADC & SBC instructions or also including the decimal mode bit of the processor status register.