6502/6502bench
1
0
Fork 0
mirror of https://github.com/fadden/6502bench.git synced 2024-07-06 16:29:03 +00:00
Code Issues Projects Releases Wiki Activity

Fix expected values for 20212-reloc-data

Browse Source 
Somehow these weren't part of commit 689204.
This commit is contained in:
Andy McFadden 2020-07-22 17:25:55 -07:00
parent d1bece510c
commit b7d771a3b2
3 changed files with 0 additions and 15 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
SourceGen/SGTestData/Expected/20212-reloc-data_64tass.S
View File

@ -1,7 +1,6 @@
.cpu "65816" .cpu "65816"
.enc "sg_ascii" .enc "sg_ascii"
.cdef $20,$7e,$20 .cdef $20,$7e,$20
;Segment 02: Kind=Code; Attrs=NoSpecial; Name=' '
* = $030000 * = $030000
.al .al
.xl .xl
@ -78,7 +77,6 @@ _L30088 .byte $03
_L3008E rts _L3008E rts
;Segment 03: Kind=Data; Attrs=BankRel, Dynamic; Name='PosFFE0 '
.logical $04ffe0 .logical $04ffe0
_L4FFE0 .long _L4FFE0 _L4FFE0 .long _L4FFE0
.byte $00 .byte $00
@ -118,7 +116,6 @@ _L4FFE0 .long _L4FFE0
.byte $1f .byte $1f
.text " !",$22,"#$%&'()*+,-./" .text " !",$22,"#$%&'()*+,-./"
;Segment 04: Kind=Code; Attrs=NoSpecial; Name='Bank2 '
.here .here
.logical $023456 .logical $023456
.as .as
@ -135,7 +132,6 @@ _L23467 .fill 16,$00
_L23477 nop _L23477 nop
rts rts
;Segment 05: Kind=Code; Attrs=AbsBank, Dynamic; Name='Bank8 '
.here .here
.logical $080000 .logical $080000
_L80000 lda _L80000 _L80000 lda _L80000
@ -158,7 +154,6 @@ _L80019 .long _L80019
.byte $00 .byte $00
_L80026 .text "This is a test." _L80026 .text "This is a test."
.byte $00 .byte $00
;Segment 06: Kind=Data; Attrs=0; Name='Filler '
.here .here
.logical $060000 .logical $060000
.text "hello, world!" .text "hello, world!"

5
SourceGen/SGTestData/Expected/20212-reloc-data_Merlin32.S
View File

@ -1,4 +1,3 @@
;Segment 02: Kind=Code; Attrs=NoSpecial; Name=' '
org $030000 org $030000
mx %00 mx %00
L30000 clc L30000 clc
@ -72,7 +71,6 @@ L30000 clc
:L3008E rts :L3008E rts
;Segment 03: Kind=Data; Attrs=BankRel, Dynamic; Name='PosFFE0 '
org $04ffe0 org $04ffe0
:L4FFE0 adr :L4FFE0 :L4FFE0 adr :L4FFE0
dfb $00 dfb $00
@ -111,7 +109,6 @@ L30000 clc
dfb $1f dfb $1f
asc ' !"#$%&',27,'()*+,-./' asc ' !"#$%&',27,'()*+,-./'
;Segment 04: Kind=Code; Attrs=NoSpecial; Name='Bank2 '
org $023456 org $023456
mx %11 mx %11
:L23456 ldal :L23456 :L23456 ldal :L23456
@ -126,7 +123,6 @@ L30000 clc
:L23477 nop :L23477 nop
rts rts
;Segment 05: Kind=Code; Attrs=AbsBank, Dynamic; Name='Bank8 '
org $080000 org $080000
:L80000 ldal :L80000 :L80000 ldal :L80000
lda: :L80019 lda: :L80019
@ -148,6 +144,5 @@ L30000 clc
dfb $00 dfb $00
:L80026 asc 'This is a test.' :L80026 asc 'This is a test.'
dfb $00 dfb $00
;Segment 06: Kind=Data; Attrs=0; Name='Filler '
org $060000 org $060000
asc 'hello, world!' asc 'hello, world!'

5
SourceGen/SGTestData/Expected/20212-reloc-data_cc65.S
View File

@ -1,5 +1,4 @@
.setcpu "65816" .setcpu "65816"
;Segment 02: Kind=Code; Attrs=NoSpecial; Name=' '
; .segment "SEG000" ; .segment "SEG000"
.org $030000 .org $030000
.a16 .a16
@ -77,7 +76,6 @@ L30000: clc
@L3008E: rts @L3008E: rts
;Segment 03: Kind=Data; Attrs=BankRel, Dynamic; Name='PosFFE0 '
; .segment "SEG001" ; .segment "SEG001"
.org $04ffe0 .org $04ffe0
@L4FFE0: .faraddr @L4FFE0 @L4FFE0: .faraddr @L4FFE0
@ -118,7 +116,6 @@ L30000: clc
.byte $1f .byte $1f
.byte " !",$22,"#$%&'()*+,-./" .byte " !",$22,"#$%&'()*+,-./"
;Segment 04: Kind=Code; Attrs=NoSpecial; Name='Bank2 '
; .segment "SEG003" ; .segment "SEG003"
.org $023456 .org $023456
.a8 .a8
@ -135,7 +132,6 @@ L30000: clc
@L23477: nop @L23477: nop
rts rts
;Segment 05: Kind=Code; Attrs=AbsBank, Dynamic; Name='Bank8 '
; .segment "SEG004" ; .segment "SEG004"
.org $080000 .org $080000
@L80000: lda @L80000 @L80000: lda @L80000
@ -158,7 +154,6 @@ L30000: clc
.byte $00 .byte $00
@L80026: .byte "This is a test." @L80026: .byte "This is a test."
.byte $00 .byte $00
;Segment 06: Kind=Data; Attrs=0; Name='Filler '
; .segment "SEG005" ; .segment "SEG005"
.org $060000 .org $060000
.byte "hello, world!" .byte "hello, world!"