6502/6502bench
1
0
Fork 0
mirror of https://github.com/fadden/6502bench.git synced 2025-01-05 23:30:20 +00:00
Code Issues Projects Releases Wiki Activity

Merge branch 'master' of https://github.com/fadden/6502bench

Browse Source
This commit is contained in:
Andy McFadden 2018-09-30 21:25:54 -07:00
commit e41247f759
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
README.md
View File

@ -26,7 +26,7 @@ as well as many less-common ones.
processor status flags are tracked, allowing identification of branches processor status flags are tracked, allowing identification of branches
that are always/never taken, accurate cycle count listings, and correct that are always/never taken, accurate cycle count listings, and correct
analysis of 65816 code with variable-width registers. analysis of 65816 code with variable-width registers.
- Easy generation of assembly source code in populate formats (currently - Easy generation of assembly source code in popular formats (currently
cc65 and Merlin 32). Cross-assemblers can be invoked from the GUI to cc65 and Merlin 32). Cross-assemblers can be invoked from the GUI to
verify correctness. verify correctness.
- Symbols and constants are provided for ROM and operating system entry - Symbols and constants are provided for ROM and operating system entry
@ -74,7 +74,7 @@ Code generation:
facilitate multi-binary disassembly. facilitate multi-binary disassembly.
Miscellaneous: Miscellaneous:
- All data files are stored in text formats (primarly JSON). - All data files are stored in text formats (primarily JSON).
- The project file includes nothing from the data file but a CRC. This may - The project file includes nothing from the data file but a CRC. This may
allow the project to be shared without violating copyrights (subject to allow the project to be shared without violating copyrights (subject to
local laws). local laws).