1
0
mirror of https://github.com/fadden/6502bench.git synced 2024-08-19 20:29:36 +00:00
6502bench/SourceGen/SGTestData/Expected/10032-flags-and-branches_cc65.S
Andy McFadden 39b7b20144 ORG rework, part 1
This is the first step toward changing the address region map from a
linear list to a hierarchy.  See issue #107 for the plan.

The AddressMap class has been rewritten to support the new approach.
The rest of the project has been updated to conform to the new API,
but feature-wise is unchanged.  While the map class supports
nested regions with explicit lengths, the rest of the application
still assumes a series of non-overlapping regions with "floating"
lengths.

The Set Address dialog is currently non-functional.

All of the output for cc65 changed because generation of segment
comments has been removed.  Some of the output for ACME changed as
well, because we no longer follow "* = addr" with a redundant
pseudopc statement.  ACME and 65tass have similar approaches to
placing things in memory, and so now have similar implementations.
2021-09-16 17:02:19 -07:00

147 lines
2.4 KiB
ArmAsm

.setcpu "65816"
.org $1000
.a8
.i8
clc
xce
sep #$ff
sep #$ff
rep #$80
rep #$40
rep #$20
.a16
rep #$10
.i16
rep #$08
rep #$04
rep #$02
rep #$01
sep #$00
sep #$ff
.a8
.i8
rep #$00
rep #$ff
.a16
.i16
lda #$feed
sec
xce
.a8
.i8
lda #$ff
rep #$30
lda #$ff
clc
xce
lda #$ff
rep #$20
.a16
sep #$10
lda #$0000
ldx #$01
ldy #$02
sep #$20
.a8
rep #$10
.i16
lda #$01
ldx #$0000
ldy #$0000
sep #$30
.i8
lda #$00
pha
plp
rep #$80
bpl L1050
.byte $00
.byte $00
L1050: sep #$80
bpl @L1056
bmi @L1058
@L1056: .byte $00
.byte $00
@L1058: rep #$40
bvc @L105E
.byte $00
.byte $00
@L105E: sep #$40
bvs @L1064
.byte $00
.byte $00
@L1064: rep #$01
bcc @L106A
.byte $00
.byte $00
@L106A: sep #$01
bcs @L1070
.byte $00
.byte $00
@L1070: rep #$02
bne @L1076
.byte $00
.byte $00
@L1076: sep #$02
beq @L107C
.byte $00
.byte $00
@L107C: rep #$20
.a16
php
plp
lda #$1234
sep #$20
.a8
php
plp
lda #$12
rep #$20
.a16
sep #$10
jsr @L10A6
rep #$30
.i16
jsr @L10AC
sep #$30
.a8
.i8
jsr @L10AC
rep #$20
.a16
sep #$10
jsr @L10A6
sep #$30
.a8
jmp @L10B3
.a16
@L10A6: lda #$1234
ldx #$ff
rts
.a8
@L10AC: lda #$ff
ldx #$ee
ldy #$dd
rts
@L10B3: rts