1
0
mirror of https://github.com/fadden/6502bench.git synced 2024-06-30 06:29:32 +00:00
6502bench/SourceGen/SGTestData/Expected/10002-allops-value-65816_cc65.S
Andy McFadden 39b7b20144 ORG rework, part 1
This is the first step toward changing the address region map from a
linear list to a hierarchy.  See issue #107 for the plan.

The AddressMap class has been rewritten to support the new approach.
The rest of the project has been updated to conform to the new API,
but feature-wise is unchanged.  While the map class supports
nested regions with explicit lengths, the rest of the application
still assumes a series of non-overlapping regions with "floating"
lengths.

The Set Address dialog is currently non-functional.

All of the output for cc65 changed because generation of segment
comments has been removed.  Some of the output for ACME changed as
well, because we no longer follow "* = addr" with a redundant
pseudopc statement.  ACME and 65tass have similar approaches to
placing things in memory, and so now have similar implementations.
2021-09-16 17:02:19 -07:00

288 lines
5.8 KiB
ArmAsm

.setcpu "65816"
.org $1000
.a8
.i8
sec
xce
jsr L101F
jsr L10AB
jsr L10F2
jsr L1106
jsr L1109
jsr L112C
jsr L11F9
jsr L11FC
nop
nop
nop
brk
.byte $ff
L101F: ora ($ff,x)
cop $ff
ora $ff,S
tsb $ff
ora $ff
asl $ff
ora [$ff]
php
ora #$ff
asl A
phd
tsb $feff
ora $feff
asl $feff
ora $fdfeff
bpl @L1041
@L1041: ora ($ff),y
ora ($ff)
ora ($ff,S),y
trb $ff
ora $ff,x
asl $ff,x
ora [$ff],y
clc
ora $feff,y
inc A
tcs
trb $feff
ora $feff,x
asl $feff,x
ora $fdfeff,x
jsr $feff
and ($ff,x)
jsl $fdfeff
and $ff,S
bit $ff
and $ff
rol $ff
and [$ff]
plp
and #$ff
rol A
pld
bit $feff
and $feff
rol $feff
and $fdfeff
bmi @L1089
@L1089: and ($ff),y
and ($ff)
and ($ff,S),y
bit $ff,x
and $ff,x
rol $ff,x
and [$ff],y
sec
and $feff,y
dec A
tsc
bit $feff,x
and $feff,x
rol $feff,x
and $fdfeff,x
rti
L10AB: eor ($ff,x)
wdm $ff
eor $ff,S
mvp #$fe,#$ff
eor $ff
lsr $ff
eor [$ff]
pha
eor #$ff
lsr A
phk
jmp @L10C2
@L10C2: eor $feff
lsr $feff
eor $fdfeff
bvc @L10CE
@L10CE: eor ($ff),y
eor ($ff)
eor ($ff,S),y
mvn #$fe,#$ff
eor $ff,x
lsr $ff,x
eor [$ff],y
cli
eor $feff,y
phy
tcd
jml @L10E7
@L10E7: eor $feff,x
lsr $feff,x
eor $fdfeff,x
rts
L10F2: adc ($ff,x)
per $0ff6
adc $ff,S
stz $ff
adc $ff
ror $ff
adc [$ff]
pla
adc #$ff
ror A
rtl
L1106: jmp ($feff)
L1109: adc $feff
ror $feff
adc $fdfeff
bvs @L1115
@L1115: adc ($ff),y
adc ($ff)
adc ($ff,S),y
stz $ff,x
adc $ff,x
ror $ff,x
adc [$ff],y
sei
adc $feff,y
ply
tdc
jmp ($feff,x)
L112C: adc $feff,x
ror $feff,x
adc $fdfeff,x
bra @L1138
@L1138: sta ($ff,x)
brl @L113D
@L113D: sta $ff,S
sty $ff
sta $ff
stx $ff
sta [$ff]
dey
bit #$ff
txa
phb
sty $feff
sta $feff
stx $feff
sta $fdfeff
bcc @L115B
@L115B: sta ($ff),y
sta ($ff)
sta ($ff,S),y
sty $ff,x
sta $ff,x
stx $ff,y
sta [$ff],y
tya
sta $feff,y
txs
txy
stz $feff
sta $feff,x
stz $feff,x
sta $fdfeff,x
ldy #$ff
lda ($ff,x)
ldx #$ff
lda $ff,S
ldy $ff
lda $ff
ldx $ff
lda [$ff]
tay
lda #$ff
tax
plb
ldy $feff
lda $feff
ldx $feff
lda $fdfeff
bcs @L11A0
@L11A0: lda ($ff),y
lda ($ff)
lda ($ff,S),y
ldy $ff,x
lda $ff,x
ldx $ff,y
lda [$ff],y
clv
lda $feff,y
tsx
tyx
ldy $feff,x
lda $feff,x
ldx $feff,y
lda $fdfeff,x
cpy #$ff
cmp ($ff,x)
rep #$00
cmp $ff,S
cpy $ff
cmp $ff
dec $ff
cmp [$ff]
iny
cmp #$ff
dex
wai
cpy $feff
cmp $feff
dec $feff
cmp $fdfeff
bne @L11E5
@L11E5: cmp ($ff),y
cmp ($ff)
cmp ($ff,S),y
pei ($ff)
cmp $ff,x
dec $ff,x
cmp [$ff],y
cld
cmp $feff,y
phx
stp
L11F9: jml [$feff]
L11FC: cmp $feff,x
dec $feff,x
cmp $fdfeff,x
cpx #$ff
sbc ($ff,x)
sep #$00
sbc $ff,S
cpx $ff
sbc $ff
inc $ff
sbc [$ff]
inx
sbc #$ff
nop
xba
cpx $feff
sbc $feff
inc $feff
sbc $fdfeff
beq @L122A
@L122A: sbc ($ff),y
sbc ($ff)
sbc ($ff,S),y
pea $feff
sbc $ff,x
inc $ff,x
sbc [$ff],y
sed
sbc $feff,y
plx
xce
jsr ($feff,x)
sbc $feff,x
inc $feff,x
sbc $fdfeff,x