1
0
mirror of https://github.com/fadden/6502bench.git synced 2025-02-07 14:31:00 +00:00
Andy McFadden 478afa542e Fix 64tass code gen corner case
On the 65816, if you say "JSR foo" from bank $12, but "foo" is an
address in bank 0, most assemblers will conclude that you're forming
a 16-bit argument with a 16-bit address and assemble happily.  64tass
halts with an error.  Up until v1.55 or so, you could fake it out
by supplying a large offset.

This no longer works.  The preferred way to say "no really I mean to
do this" is to append ",k" to the operand.  We now do that as needed.

I didn't want to define a new ExpressionMode for 64tass just to
support an operand modifier that should probably never actually get
generated (you can't call across banks with JSR!), so this is
implemented with a quirk and an op flag.

64tass v1.56.2625 is now the default.

(issue #104)
2021-08-09 14:11:15 -07:00
..
2021-08-09 14:11:15 -07:00
2020-07-10 21:22:18 -07:00
2020-10-18 13:22:24 -07:00
2020-07-19 13:20:18 -07:00
2020-10-15 16:55:29 -07:00
2020-10-15 16:55:29 -07:00
2019-12-04 15:59:37 -08:00
2021-08-01 20:06:01 -07:00
2019-11-08 21:02:15 -08:00
2020-03-30 16:50:52 -07:00
2021-05-23 15:28:30 -07:00
2019-12-25 11:15:22 -08:00
2019-11-01 19:47:56 -07:00
2021-08-09 14:11:15 -07:00
2020-07-16 10:14:28 -07:00