1
0
mirror of https://github.com/fadden/6502bench.git synced 2024-11-18 15:06:07 +00:00
6502bench/SourceGen/SGTestData/Expected/10002-allops-value-65816_acme.S
Andy McFadden 3ff0fbae34 Regression test rework, part 1
The regression tests were written with the assumption that all cross
assemblers would support 6502, 65C02, and 65816 code.  There are a
few that support 65816 partially (e.g. ACME) or not at all.  To best
support these, we need to split some of the tests into pieces, so
that important 6502 tests aren't skipped simply because parts of the
test also exercise 65816 code.

The first step is to change the regression test naming scheme.  The
old system used 1xxx for tests without project files, and 2xxx for
tests with project files.  The new system uses 1xxxN / 2xxxN, where
N indicates the CPU type: 0 for 6502, 1 for 65C02, and 2 for 65816.
For the 1xxxN tests the new value determines which CPU is used,
which allows us to move the "allops" 6502/65C02 tests into the
no-project category.  For 2xxxN it just allows the 6502 and 65816
versions to have the same base name and number.

This change updates the first batch of tests.  It involves minor
changes to the test harness and a whole bunch of renaming.
2020-06-06 14:47:19 -07:00

288 lines
5.5 KiB
ArmAsm

!cpu 65816
* = $1000
!as
!rs
sec
xce
jsr L101F
jsr L10AB
jsr L10F2
jsr L1106
jsr L1109
jsr L112C
jsr L11F9
jsr L11FC
nop
nop
nop
brk
!byte $ff
L101F ora ($ff,x)
cop $ff
ora $ff,S
tsb $ff
ora $ff
asl $ff
ora [$ff]
php
ora #$ff
asl
phd
tsb $feff
ora $feff
asl $feff
ora+3 $fdfeff
bpl @L1041
@L1041 ora ($ff),y
ora ($ff)
ora ($ff,S),y
trb $ff
ora $ff,x
asl $ff,x
ora [$ff],y
clc
ora $feff,y
inc
tcs
trb $feff
ora $feff,x
asl $feff,x
ora+3 $fdfeff,x
jsr $feff
and ($ff,x)
jsl $fdfeff
and $ff,S
bit $ff
and $ff
rol $ff
and [$ff]
plp
and #$ff
rol
pld
bit $feff
and $feff
rol $feff
and+3 $fdfeff
bmi @L1089
@L1089 and ($ff),y
and ($ff)
and ($ff,S),y
bit $ff,x
and $ff,x
rol $ff,x
and [$ff],y
sec
and $feff,y
dec
tsc
bit $feff,x
and $feff,x
rol $feff,x
and+3 $fdfeff,x
rti
L10AB eor ($ff,x)
!byte $42,$ff
eor $ff,S
mvp $fe,$ff
eor $ff
lsr $ff
eor [$ff]
pha
eor #$ff
lsr
phk
jmp @L10C2
@L10C2 eor $feff
lsr $feff
eor+3 $fdfeff
bvc @L10CE
@L10CE eor ($ff),y
eor ($ff)
eor ($ff,S),y
mvn $fe,$ff
eor $ff,x
lsr $ff,x
eor [$ff],y
cli
eor $feff,y
phy
tcd
jml @L10E7
@L10E7 eor $feff,x
lsr $feff,x
eor+3 $fdfeff,x
rts
L10F2 adc ($ff,x)
per $0ff6
adc $ff,S
stz $ff
adc $ff
ror $ff
adc [$ff]
pla
adc #$ff
ror
rtl
L1106 jmp ($feff)
L1109 adc $feff
ror $feff
adc+3 $fdfeff
bvs @L1115
@L1115 adc ($ff),y
adc ($ff)
adc ($ff,S),y
stz $ff,x
adc $ff,x
ror $ff,x
adc [$ff],y
sei
adc $feff,y
ply
tdc
jmp ($feff,x)
L112C adc $feff,x
ror $feff,x
adc+3 $fdfeff,x
bra @L1138
@L1138 sta ($ff,x)
brl @L113D
@L113D sta $ff,S
sty $ff
sta $ff
stx $ff
sta [$ff]
dey
bit #$ff
txa
phb
sty $feff
sta $feff
stx $feff
sta+3 $fdfeff
bcc @L115B
@L115B sta ($ff),y
sta ($ff)
sta ($ff,S),y
sty $ff,x
sta $ff,x
stx $ff,y
sta [$ff],y
tya
sta $feff,y
txs
txy
stz $feff
sta $feff,x
stz $feff,x
sta+3 $fdfeff,x
ldy #$ff
lda ($ff,x)
ldx #$ff
lda $ff,S
ldy $ff
lda $ff
ldx $ff
lda [$ff]
tay
lda #$ff
tax
plb
ldy $feff
lda $feff
ldx $feff
lda+3 $fdfeff
bcs @L11A0
@L11A0 lda ($ff),y
lda ($ff)
lda ($ff,S),y
ldy $ff,x
lda $ff,x
ldx $ff,y
lda [$ff],y
clv
lda $feff,y
tsx
tyx
ldy $feff,x
lda $feff,x
ldx $feff,y
lda+3 $fdfeff,x
cpy #$ff
cmp ($ff,x)
rep #$00
cmp $ff,S
cpy $ff
cmp $ff
dec $ff
cmp [$ff]
iny
cmp #$ff
dex
wai
cpy $feff
cmp $feff
dec $feff
cmp+3 $fdfeff
bne @L11E5
@L11E5 cmp ($ff),y
cmp ($ff)
cmp ($ff,S),y
pei ($ff)
cmp $ff,x
dec $ff,x
cmp [$ff],y
cld
cmp $feff,y
phx
stp
L11F9 jml [$feff]
L11FC cmp $feff,x
dec $feff,x
cmp+3 $fdfeff,x
cpx #$ff
sbc ($ff,x)
sep #$00
sbc $ff,S
cpx $ff
sbc $ff
inc $ff
sbc [$ff]
inx
sbc #$ff
nop
xba
cpx $feff
sbc $feff
inc $feff
sbc+3 $fdfeff
beq @L122A
@L122A sbc ($ff),y
sbc ($ff)
sbc ($ff,S),y
pea $feff
sbc $ff,x
inc $ff,x
sbc [$ff],y
sed
sbc $feff,y
plx
xce
jsr ($feff,x)
sbc $feff,x
inc $feff,x
sbc+3 $fdfeff,x