1
0
mirror of https://github.com/fadden/6502bench.git synced 2024-11-04 15:05:03 +00:00
6502bench/SourceGen/SGTestData/Expected/1003-flags-and-branches_acme.S
Andy McFadden 1ddf4bed48 Fix code tracing bug
If you set things up just right, it's possible for flag status
changes to fail to get merged.

Added a regression test to 1003-flags-and-branches.

Also, tweaked the instruction operand editor to be a bit smoother
from the keyboard: added alt-key shortcuts, and put the focus on the
OK button after creating/editing a label so you can just hit the
return key twice.
2019-09-17 14:38:16 -07:00

270 lines
4.0 KiB
ArmAsm

!cpu 65816
* = $1000
!as
!rs
clc
xce
sep #$ff
clv
cld
cli
clc
lda #$80
lda #$01
sed
sei
sec
lda #$ff
adc #$00
sep #$ff
rep #$80
rep #$40
rep #$20
!al
rep #$10
!rl
rep #$08
rep #$04
rep #$02
rep #$01
sep #$00
sep #$ff
!as
!rs
rep #$00
rep #$ff
!al
!rl
lda #$feed
sec
xce
!as
!rs
lda #$ff
rep #$30
lda #$ff
clc
xce
lda #$ff
rep #$20
!al
sep #$10
lda #$0000
ldx #$01
ldy #$02
sep #$20
!as
rep #$10
!rl
lda #$01
ldx #$0000
ldy #$0000
sep #$30
!rs
lda #$00
pha
plp
rep #$80
bpl L105F
!byte $00
!byte $00
L105F sep #$80
bpl L1065
bmi L1067
L1065 !byte $00
!byte $00
L1067 rep #$40
bvc L106D
!byte $00
!byte $00
L106D sep #$40
bvs L1073
!byte $00
!byte $00
L1073 rep #$01
bcc L1079
!byte $00
!byte $00
L1079 sep #$01
bcs L107F
!byte $00
!byte $00
L107F rep #$02
bne L1085
!byte $00
!byte $00
L1085 sep #$02
beq L108B
!byte $00
!byte $00
L108B sep #$ff
lda #$01
bne L1093
!byte $00
!byte $db
L1093 lda #$00
beq L1099
!byte $00
!byte $db
L1099 bpl L109D
!byte $00
!byte $db
L109D lda #$80
bmi L10A3
!byte $00
!byte $db
L10A3 lda #$ff
and #$00
beq L10AB
!byte $00
!byte $db
L10AB lda #$00
and #$ff
beq L10B3
!byte $00
!byte $db
L10B3 lda #$ff
and #$7f
bne L10BB
!byte $00
!byte $db
L10BB bpl L10BF
!byte $00
!byte $db
L10BF lda #$ff
and #$80
bmi L10C7
!byte $00
!byte $db
L10C7 lda #$00
ora #$00
beq L10CF
!byte $00
!byte $db
L10CF ora #$01
bne L10D5
!byte $00
!byte $db
L10D5 lda #$00
ora #$7f
bpl L10DD
!byte $00
!byte $db
L10DD ora #$80
bmi L10E3
!byte $00
!byte $db
L10E3 lda L10E3
sec
ror
bmi L10EC
!byte $00
!byte $dc
L10EC clc
ror
bpl L10F2
!byte $00
!byte $dc
L10F2 lda #$00
sec
rol
bne L10FA
!byte $00
!byte $dc
L10FA clc
php
sec
plp
bcc L1102
!byte $00
!byte $00
L1102 sec
bcs L1106
L1105 clc
L1106 lda $33
beq L1105
bcs L110E
lda $44
L110E nop
rep #$20
!al
sep #$10
jsr L112A
rep #$30
!rl
jsr L1130
sep #$30
!as
!rs
jsr L1130
rep #$20
!al
sep #$10
jsr L112A
sep #$30
!as
rts
!al
L112A lda #$1234
ldx #$ff
rts
!as
L1130 lda #$ff
ldx #$ee
ldy #$dd
rts