1
0
mirror of https://github.com/fadden/6502bench.git synced 2024-07-27 11:29:01 +00:00
6502bench/SourceGen/SGTestData/Expected/2020-cycle-counts-65816_cc65.S
Andy McFadden 88e72d1eb8 Rename regression test 2020 to reflect the CPU configuration
Cycle counting is CPU-specific.  The 2020 test exercises the
65816, but there are things unique to 6502 and 65C02 that should
also be checked if we want to be thorough.

No changes to the test itself.
2019-09-15 17:02:21 -07:00

82 lines
2.0 KiB
ArmAsm

;6502bench SourceGen v1.3.0-dev6
.setcpu "65816"
; .segment "SEG000"
.org $10f0
.a8
.i8
L10F0: sec ;2
xce ;2
bra L1108 ;4
.res 20,$00
L1108: bra L110A ;3
L110A: lda #$00 ;2
beq L1110 ;3
.byte $00
.byte $00
L1110: bne L1110 ;2
lda $1234 ;4
beq L1119 ;2+
brk ;7
.byte $01
L1119: lda $22,S ;4
trb $02 ;5+
asl $03,x ;6+
clc ;2
xce ;2
rep #$30 ;3
.a16
.i16
lda #$0011 ;3
ldy #$0022 ;3
trb $04 ;7+
asl $05,x ;8+
ldx $1235 ;5
beq L1134 ;2+
brk ;8
.byte $02
L1134: lda $33,S ;5
beq L113A ;2+
bra L10F0 ;3
L113A: rep #$20 ;3
sep #$10 ;3
.i8
sta $10 ;4+
stx $11 ;3+
sty $12 ;3+
rep #$10 ;3
.i16
sep #$20 ;3
.a8
sta $11 ;3+
stx $12 ;4+
sty $13 ;4+
rep #$30 ;3
.a16
lda $1234 ;5
adc #$0066 ;3
adc $1235 ;5
sed ;2
adc #$0077 ;3
adc $1236 ;5
sec ;2
xce ;2
.a8
.i8
sbc #$88 ;2
sbc $1237 ;4
cld ;2
sbc #$99 ;2
sbc $1238 ;4
rts ;6