1
0
mirror of https://github.com/fadden/6502bench.git synced 2024-11-04 15:05:03 +00:00
6502bench/SourceGen/SGTestData/Expected/20250-nested-regions_merlin32.S
Andy McFadden e8608770b9 ORG rework, part 7
Implemented "is relative" flag.  This only affects source code
generation, replacing ".arstart <addr>" with ".arstart *+<value>".
Only output by 64tass and ACME generators.

Added a bold-text summary to radio buttons in address region edit
dialog.  This makes it much easier to see what you're doing.  Added
a warning to the label edit dialog when a label is being placed in
a non-addressable region.

Modified double-click behavior for .arstart/.arend to jump to the
other end when the opcode is clicked on.  This matches the behavior
of instructions with address operands.

Reordered Actions menu, putting "edit operand" at the top.

Fixed AddressMap entry collision testing.
Fixed PRG issue with multiple address regions at offset +000002.

Added regression tests.  Most of the complicated stuff with regions
is tested by unit tests inside AddressMap, but we still need to
exercise nested region code generation.
2021-10-02 15:43:41 -07:00

89 lines
1.5 KiB
ArmAsm

org $0000
dw $3000 ;load address
org $3000
L3000 bit L3000
:L3003 lda :L3003
and :LD003
jmp :L200C
org $200c
:L200C bit :L200C
jmp :L1012
org $1012
:L1012 bit :L1012
jsr :L4000
org $0000
dfb $00
hex ce554c4c2d5445524d20d0c5d4d3c3c9c920535452494e4700
dfb $80
dw :L3003
dw :LD003
dfb $80
org $4000
:L4000 bit :L4000
bit :L5000
bit :L500F
bit :L500F
nop
jmp :L4020
org $5000
:L5000 bit :L5000
bit :L4000
nop
nop
:L5008 bit :L5008
bit :L5017
nop
:L500F rts
org $4020
:L4020 bit :L4020
bit :L500F
nop
nop
nop
nop
nop
nop
nop
jmp :L4040
org $5008
:L5008_0 bit :L5008_0
bit :L5000
nop
:L500F_0 bit :L500F_0
nop
nop
nop
nop
nop
:L5017 rts
org $4040
:L4040 bit :L4040
bit :L5017
nop
jmp :LD000
org $d000
:LD000 bit :L200C
:LD003 nop
jmp :LE000
org $e000
:LE000 bit :LE000
jmp :LF000
org $f000
:LF000 bit :LF000
lda :L3003
and :LD003
nop
rts