mirror of
https://github.com/sehugg/8bitworkshop.git
synced 2024-11-18 18:07:35 +00:00
81 lines
1.8 KiB
Coq
81 lines
1.8 KiB
Coq
|
|
||
|
|
`ifndef RAM_H
|
||
|
|
`define RAM_H
|
||
|
|
|
||
|
|
/*
|
||
|
|
RAM_sync - Synchronous RAM module.
|
||
|
|
RAM_async - Asynchronous RAM module.
|
||
|
|
RAM_async_tristate - Async RAM module with bidirectional data bus.
|
||
|
|
|
||
|
|
Module parameters:
|
||
|
|
|
||
|
|
A - number of address bits (default = 10)
|
||
|
|
D - number of data bits (default = 8)
|
||
|
|
*/
|
||
|
|
|
||
|
|
module RAM_sync(clk, addr, din, dout, we);
|
||
|
|
|
||
|
|
parameter A = 10; // # of address bits
|
||
|
|
parameter D = 8; // # of data bits
|
||
|
|
|
||
|
|
input clk; // clock
|
||
|
|
input [A-1:0] addr; // address
|
||
|
|
input [D-1:0] din; // data input
|
||
|
|
output [D-1:0] dout; // data output
|
||
|
|
input we; // write enable
|
||
|
|
|
||
|
|
reg [D-1:0] mem [0:(1<<A)-1]; // (1<<A)xD bit memory
|
||
|
|
|
||
|
|
always @(posedge clk) begin
|
||
|
|
if (we) // if write enabled
|
||
|
|
mem[addr] <= din; // write memory from din
|
||
|
|
dout <= mem[addr]; // read memory to dout (sync)
|
||
|
|
end
|
||
|
|
|
||
|
|
endmodule
|
||
|
|
|
||
|
|
module RAM_async(clk, addr, din, dout, we);
|
||
|
|
|
||
|
|
parameter A = 10; // # of address bits
|
||
|
|
parameter D = 8; // # of data bits
|
||
|
|
|
||
|
|
input clk; // clock
|
||
|
|
input [A-1:0] addr; // address
|
||
|
|
input [D-1:0] din; // data input
|
||
|
|
output [D-1:0] dout; // data output
|
||
|
|
input we; // write enable
|
||
|
|
|
||
|
|
reg [D-1:0] mem [0:(1<<A)-1]; // (1<<A)xD bit memory
|
||
|
|
|
||
|
|
always @(posedge clk) begin
|
||
|
|
if (we) // if write enabled
|
||
|
|
mem[addr] <= din; // write memory from din
|
||
|
|
end
|
||
|
|
|
||
|
|
assign dout = mem[addr]; // read memory to dout (async)
|
||
|
|
|
||
|
|
endmodule
|
||
|
|
|
||
|
|
module RAM_async_tristate(clk, addr, data, we);
|
||
|
|
|
||
|
|
parameter A = 10; // # of address bits
|
||
|
|
parameter D = 8; // # of data bits
|
||
|
|
|
||
|
|
input clk; // clock
|
||
|
|
input [A-1:0] addr; // address
|
||
|
|
inout [D-1:0] data; // data in/out
|
||
|
|
input we; // write enable
|
||
|
|
|
||
|
|
reg [D-1:0] mem [0:(1<<A)-1]; // (1<<A)xD bit memory
|
||
|
|
|
||
|
|
always @(posedge clk) begin
|
||
|
|
if (we) // if write enabled
|
||
|
|
mem[addr] <= data; // write memory from data
|
||
|
|
end
|
||
|
|
|
||
|
|
assign data = !we ? mem[addr] : {D{1'bz}}; // read memory to data (async)
|
||
|
|
|
||
|
|
endmodule
|
||
|
|
|
||
|
|
`endif
|