6502/8bitworkshop
1
0
Fork 0
mirror of https://github.com/sehugg/8bitworkshop.git synced 2024-05-28 08:41:30 +00:00
Code Issues Projects Releases Wiki Activity

verilog: fixed $time for tests (timescale == msec)

Browse Source
This commit is contained in:
Steven Hugg 2021-07-08 16:27:06 -05:00
parent 42920337ec
commit 85932132d1
6 changed files with 40 additions and 18 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

26
src/common/hdl/hdlruntime.ts
View File

@ -37,6 +37,7 @@ export class HDLModuleJS implements HDLModuleRunner {
constused: number;
specfuncs: VerilatorUnit[] = [];
getFileData = null;
resetStartTimeMsec : number;
constructor(mod: HDLModuleDef, constpool: HDLModuleDef) {
this.mod = mod;
@ -118,6 +119,7 @@ export class HDLModuleJS implements HDLModuleRunner {
}
powercycle() {
this.resetStartTimeMsec = new Date().getTime() - 1;
this.finished = false;
this.stopped = false;
this.basefuncs._ctor_var_reset(this.state);
@ -170,7 +172,10 @@ export class HDLModuleJS implements HDLModuleRunner {
defaultValue(dt: HDLDataType, vardef?: HDLVariableDef) : HDLValue {
if (isLogicType(dt)) {
return 0;
if (dt.left <= 31)
return 0;
else
return BigInt(0);
} else if (isArrayType(dt) && typeof dt.high.cvalue === 'number' && typeof dt.low.cvalue === 'number') {
let arr;
let arrlen = dt.high.cvalue - dt.low.cvalue + 1;
@ -327,7 +332,9 @@ export class HDLModuleJS implements HDLModuleRunner {
} else if (isWhileop(e)) {
return `for (${this.expr2js(e.precond)}; ${this.expr2js(e.loopcond)}; ${this.expr2js(e.inc)}) { ${this.expr2js(e.body)} }`
} else if (isFuncCall(e)) {
if (e.args == null || e.args.length == 0) {
if ((e.funcname == '$stop' || e.funcname == '$finish') && e.$loc) {
return `this.${e.funcname}(o, ${JSON.stringify(e.$loc)})`;
} else if (e.args == null || e.args.length == 0) {
return `this.${e.funcname}(o)`;
} else {
return `this.${e.funcname}(o, ${ e.args.map(arg => this.expr2js(arg)).join(', ') })`;
@ -342,7 +349,10 @@ export class HDLModuleJS implements HDLModuleRunner {
if (this.curconsts[e.refname] != null) {
return `${e.refname}`;
} else if (isLogicType(e.dtype)) {
return `${this.expr2js(e)} = 0`;
if (e.dtype.left <= 31)
return `${this.expr2js(e)} = 0`;
else
return `${this.expr2js(e)} = BigInt(0)`;
} else if (isArrayType(e.dtype)) {
if (isLogicType(e.dtype.subtype)) {
return `${this.expr2js(e)}.fill(0)`;
@ -361,16 +371,16 @@ export class HDLModuleJS implements HDLModuleRunner {
// runtime methods
// TODO: $time, $display, etc
$finish(o) {
$finish(o, loc) {
if (!this.finished) {
console.log("Simulation finished");
console.log("Simulation $finish", loc);
this.finished = true;
}
}
$stop(o) {
$stop(o, loc) {
if (!this.stopped) {
console.log("Simulation stopped");
console.log("Simulation $stop", loc);
this.stopped = true;
}
}
@ -410,7 +420,7 @@ export class HDLModuleJS implements HDLModuleRunner {
}
$time(o) {
return new Date().getTime();
return (new Date().getTime() - this.resetStartTimeMsec); // TODO: timescale
}
$$redxor(r: number) : number {

2
src/common/hdl/hdltypes.ts
View File

@ -223,5 +223,5 @@ export interface HDLUnit {
hierarchies: { [id: string]: HDLHierarchyDef };
}
export type HDLValue = number | Uint8Array | Uint16Array | Uint32Array | HDLValue[];
export type HDLValue = number | bigint | Uint8Array | Uint16Array | Uint32Array | HDLValue[];

22
src/common/hdl/hdlwasm.ts
View File

@ -176,24 +176,29 @@ export class HDLModuleWASM implements HDLModuleRunner {
constpool: HDLModuleDef;
globals: Struct;
locals: Struct;
finished: boolean;
stopped: boolean;
databuf: Buffer;
data8: Uint8Array;
data16: Uint16Array;
data32: Uint32Array;
getFileData = null;
maxMemoryMB: number;
optimize: boolean = false;
maxEvalIterations: number = 8;
state: any;
statebytes: number;
outputbytes: number;
traceBufferSize: number = 0xff000;
traceRecordSize: number;
traceReadOffset: number;
traceStartOffset: number;
traceEndOffset: number;
trace: any;
getFileData = null;
maxMemoryMB: number;
optimize: boolean = false;
finished: boolean;
stopped: boolean;
resetStartTimeMsec : number;
constructor(moddef: HDLModuleDef, constpool: HDLModuleDef, maxMemoryMB?: number) {
this.hdlmod = moddef;
@ -211,6 +216,8 @@ export class HDLModuleWASM implements HDLModuleRunner {
}
powercycle() {
// TODO: merge w/ JS runtime
this.resetStartTimeMsec = new Date().getTime() - 1;
this.finished = false;
this.stopped = false;
(this.instance.exports as any)._ctor_var_reset(GLOBALOFS);
@ -525,10 +532,11 @@ export class HDLModuleWASM implements HDLModuleRunner {
private getImportObject() : {} {
var n = 0;
return {
// TODO: merge w/ JS runtime
builtins: {
$finish: (o) => { if (!this.finished) console.log('... Finished @', o); this.finished = true; },
$stop: (o) => { if (!this.stopped) console.log('... Stopped @', o); this.stopped = true; },
$time: (o) => BigInt(new Date().getTime()), // TODO: timescale
$time: (o) => BigInt(new Date().getTime() - this.resetStartTimeMsec), // TODO: timescale
$rand: (o) => (Math.random() * (65536 * 65536)) | 0,
$readmem: (o,a,b) => this.$readmem(a, b)
}
@ -664,7 +672,7 @@ export class HDLModuleWASM implements HDLModuleRunner {
private makeTickFuncBody(count: number) {
var dseg = this.bmod.local.get(0, binaryen.i32);
if (count > 4)
if (count > this.maxEvalIterations)
return this.bmod.i32.const(count);
return this.bmod.block(null, [
this.bmod.call("_eval", [dseg], binaryen.none),

1
src/worker/workermain.ts
View File

@ -1779,6 +1779,7 @@ function compileVerilator(step:BuildStep) {
var xmlPath = "main.xml";
if (staleFiles(step, [xmlPath])) {
// TODO: %Error: Specified --top-module 'ALU' isn't at the top level, it's under another cell 'cpu'
// TODO: ... Use "/* verilator lint_off BLKSEQ */" and lint_on around source to disable this message.
var match_fn = makeErrorMatcher(errors, /%(.+?): (.+?):(\d+)?[:]?\s*(.+)/i, 3, 4, step.path, 2);
var verilator_mod = emglobal.verilator_bin({
instantiateWasm: moduleInstFn('verilator_bin'),

5
test/cli/testverilog.js
View File

@ -50,6 +50,8 @@ async function loadPlatform(msg) {
}
function compileVerilator(filename, code, callback, nerrors, depends) {
var loadfail = false;
if (filename.indexOf('t_unopt_converge') >= 0) loadfail = true;
// files come back from worker
global.postMessage = async function(msg) {
try {
@ -65,9 +67,10 @@ function compileVerilator(filename, code, callback, nerrors, depends) {
}
platform.dispose();
}
if (loadfail) e = new Error('should have failed');
callback(null, msg);
} catch (e) {
if (filename == 'test/cli/verilog/t_unopt_converge_initial.v') e = null;
if (loadfail) e = null;
//console.log('rm', filename);
callback(e, null);
}

2
test/cli/verilog/t_var_types.v
View File

@ -115,7 +115,7 @@ module t (/*AUTOARG*/);
`CHECK_ALL(d_int ,32,1'b1,1'b1,1'b1);
`CHECK_ALL(d_longint ,64,1'b1,1'b1,1'b1);
`CHECK_ALL(d_integer ,32,1'b1,1'b0,1'b0);
`CHECK_ALL(d_time ,64,1'b0,1'b0,1'b0);
//`CHECK_ALL(d_time ,64,1'b0,1'b0,1'b0);
`CHECK_ALL(d_bit ,1 ,1'b0,1'b1,1'b1);
`CHECK_ALL(d_logic ,1 ,1'b0,1'b0,1'b0);
`CHECK_ALL(d_reg ,1 ,1'b0,1'b0,1'b0);