mirror of
https://github.com/sehugg/8bitworkshop.git
synced 2024-05-28 23:41:32 +00:00
23 lines
662 B
Verilog
23 lines
662 B
Verilog
// DESCRIPTION: Verilator: Verilog Test module
|
|
//
|
|
// This file ONLY is placed under the Creative Commons Public Domain, for
|
|
// any use, without warranty, 2019 by Wilson Snyder.
|
|
// SPDX-License-Identifier: CC0-1.0
|
|
|
|
module t(/*AUTOARG*/);
|
|
|
|
initial begin
|
|
// verilator lint_off WIDTH
|
|
if (32'hxxxxxxxx !== 'hx) $stop;
|
|
if (32'hzzzzzzzz !== 'hz) $stop;
|
|
if (32'h???????? !== 'h?) $stop;
|
|
if (68'hx_xxxxxxxx_xxxxxxxx !== 'dX) $stop;
|
|
if (68'hz_zzzzzzzz_zzzzzzzz !== 'dZ) $stop;
|
|
if (68'h?_????????_???????? !== 'd?) $stop;
|
|
// verilator lint_on WIDTH
|
|
$write("*-* All Finished *-*\n");
|
|
$finish;
|
|
end
|
|
|
|
endmodule
|