mirror of
https://github.com/sehugg/8bitworkshop.git
synced 2024-06-03 04:29:33 +00:00
86 lines
2.9 KiB
JavaScript
86 lines
2.9 KiB
JavaScript
|
|
var assert = require('assert');
|
|
var fs = require('fs');
|
|
var wtu = require('./workertestutils.js');
|
|
|
|
includeInThisContext('src/emu.js');
|
|
includeInThisContext('src/platform/verilog.js');
|
|
|
|
function loadPlatform(msg) {
|
|
var platform = new VerilogPlatform();
|
|
try {
|
|
platform.loadROM("ROM", msg.output);
|
|
vl_finished = vl_stopped = false;
|
|
for (var i=0; i<100 && !(vl_finished||vl_stopped); i++)
|
|
platform.tick();
|
|
} catch (e) {
|
|
//platform.printErrorCodeContext(e, msg.output.code);
|
|
console.log(msg.intermediate.listing);
|
|
console.log(msg.output.code);
|
|
console.log(e);
|
|
throw e;
|
|
}
|
|
return platform;
|
|
}
|
|
|
|
function compileVerilator(code, callback, nerrors) {
|
|
global.postMessage = function(msg) {
|
|
if (msg.errors && msg.errors.length) {
|
|
console.log(msg.errors);
|
|
assert.equal(nerrors||0, msg.errors.length, "errors");
|
|
} else {
|
|
assert.equal(nerrors||0, 0, "errors");
|
|
loadPlatform(msg);
|
|
}
|
|
callback(null, msg);
|
|
};
|
|
global.onmessage({
|
|
data:{code:code, platform:'verilog', tool:'verilator'}
|
|
});
|
|
}
|
|
|
|
function testVerilator(filename, disables, nerrors) {
|
|
it('should translate '+filename, function(done) {
|
|
var csource = ab2str(fs.readFileSync(filename));
|
|
for (var i=0; i<(disables||[]).length; i++)
|
|
csource = "/* verilator lint_off " + disables[i] + " */\n" + csource;
|
|
compileVerilator(csource, done, nerrors||0);
|
|
});
|
|
}
|
|
|
|
describe('Verilog Worker', function() {
|
|
testVerilator('test/cli/verilog/t_mem.v');
|
|
|
|
testVerilator('test/cli/verilog/t_alw_combdly.v');
|
|
testVerilator('test/cli/verilog/t_alw_dly.v', ['BLKSEQ']);
|
|
testVerilator('test/cli/verilog/t_alw_split.v', ['BLKSEQ']);
|
|
testVerilator('test/cli/verilog/t_alw_splitord.v', ['BLKSEQ']);
|
|
|
|
testVerilator('test/cli/verilog/t_array_compare.v');
|
|
|
|
testVerilator('test/cli/verilog/t_math_arith.v', ['BLKSEQ']);
|
|
testVerilator('test/cli/verilog/t_math_const.v', ['BLKSEQ']);
|
|
//testVerilator('test/cli/verilog/t_math_div.v');
|
|
testVerilator('test/cli/verilog/t_math_div0.v');
|
|
|
|
testVerilator('test/cli/verilog/t_clk_powerdn.v', ['BLKSEQ','SYNCASYNCNET']);
|
|
//testVerilator('test/cli/verilog/t_clk_latchgate.v', ['BLKSEQ']);
|
|
//testVerilator('test/cli/verilog/t_clk_latch.v');
|
|
testVerilator('test/cli/verilog/t_clk_gen.v', ['BLKSEQ']);
|
|
//testVerilator('test/cli/verilog/t_clk_gater.v', ['BLKSEQ']);
|
|
testVerilator('test/cli/verilog/t_clk_first.v', ['UNDRIVEN','SYNCASYNCNET']);
|
|
testVerilator('test/cli/verilog/t_clk_dsp.v');
|
|
testVerilator('test/cli/verilog/t_clk_dpulse.v');
|
|
testVerilator('test/cli/verilog/t_clk_condflop_nord.v');
|
|
testVerilator('test/cli/verilog/t_clk_condflop.v', ['BLKSEQ']);
|
|
testVerilator('test/cli/verilog/t_clk_2in.v', ['BLKSEQ']);
|
|
|
|
testVerilator('presets/verilog/hvsync_generator.v');
|
|
/*
|
|
it('should compile verilog example', function(done) {
|
|
var csource = ab2str(fs.readFileSync('presets/verilog/hvsync_generator.v'));
|
|
compileVerilator(csource, done);
|
|
});
|
|
*/
|
|
});
|