mirror of
https://github.com/sehugg/8bitworkshop.git
synced 2024-11-18 18:07:35 +00:00
32 lines
687 B
Verilog
32 lines
687 B
Verilog
|
|
`ifndef LFSR_V
|
|
`define LFSR_V
|
|
|
|
/*
|
|
Configurable Linear Feedback Shift Register.
|
|
*/
|
|
|
|
module LFSR(clk, reset, enable, lfsr);
|
|
|
|
parameter TAPS = 8'b11101; // bitmask for taps
|
|
parameter INVERT = 0; // invert feedback bit?
|
|
localparam NBITS = $size(TAPS); // bit width (derived from TAPS)
|
|
|
|
input clk, reset;
|
|
input enable; // only perform shift when enable=1
|
|
output reg [NBITS-1:0] lfsr; // shift register
|
|
|
|
wire feedback = lfsr[NBITS-1] ^ INVERT;
|
|
|
|
always @(posedge clk)
|
|
begin
|
|
if (reset)
|
|
lfsr <= {lfsr[NBITS-2:0], 1'b1}; // reset loads with all 1s
|
|
else if (enable)
|
|
lfsr <= {lfsr[NBITS-2:0], 1'b0} ^ (feedback ? TAPS : 0);
|
|
end
|
|
|
|
endmodule
|
|
|
|
`endif
|