mirror of https://github.com/hoglet67/AtomBusMon.git synced 2025-01-24 18:30:35 +00:00

Go to file

David Banks 2ec8488190 Saved ~350 bytes of code memory by further optimizing the disassembler, incremented version to 0.36

Change-Id: Icd551c83acbc07f80af7e4ed426a6da062d7da9c

2015-06-20 18:18:05 +01:00

firmware

Saved ~350 bytes of code memory by further optimizing the disassembler, incremented version to 0.36

2015-06-20 18:18:05 +01:00

ipcore_dir

Implemented cycle counter and data bus monitoring during read/write watches/breakpoints, incremented version to 0.32

2015-06-20 12:30:18 +01:00

src

Implemented cycle counter and data bus monitoring during read/write watches/breakpoints, incremented version to 0.32

2015-06-20 12:30:18 +01:00

.gitignore

In AtomCpuMon generated Phi1 and Phi2 so the are non-overlapping by 40ns

2015-06-14 22:24:46 +01:00

AtomBusMon.xise

Implemented 6502 register access functionality with the embedded core

2015-06-16 11:57:32 +01:00

AtomCpuMon.bit

Fixed a bug in the logging of memory errors; incremented version to 0.35

2015-06-20 16:56:56 +01:00

AtomCpuMon.xise

Updated to use 65C02 core

2015-06-19 12:08:38 +01:00

Blank.bit

Added bitfiles for Roland to test

2015-06-18 07:52:10 +01:00

Blank.xise

Added Blank design and T65-based 6502 design

2015-06-14 17:57:26 +01:00

ise_build.tcl

Implemented cycle counter and data bus monitoring during read/write watches/breakpoints, incremented version to 0.32

2015-06-20 12:30:18 +01:00

ise_clean.tcl

Implemented cycle counter and data bus monitoring during read/write watches/breakpoints, incremented version to 0.32

2015-06-20 12:30:18 +01:00

LICENSE.txt

…

README.md

…

README.md

AtomBusMon

For further details see the stardot.org.uk thread: http://stardot.org.uk/forums/viewtopic.php?f=44&t=9655

Languages

VHDL 88.8%

C 9.3%

Makefile 0.9%

Verilog 0.7%

Shell 0.2%