Page:
User Manual Features
Pages
6502 65C02 CPU Adapter
6809E CPU Adapter
Block Diagram
Building on Windows 7
Compiling firmware
Credits and Acknowledgements
Firmware Overview
Home
ICE 6809
ICE T65
ICE T80
Known Issues and Future work
Links
Programming Prerequisites
Programming the FPGA Board in iMPACT
Purchasing the GODIL
Toolchain
User Manual Command Reference
User Manual Features
User Manual Getting Started
User Manual Introduction
Xilinx XC6SLX9 Mini Board
Z80 CPU Adapter
1
User Manual Features
David Banks edited this page 2016-07-13 16:45:22 +01:00
The emulator provides the following feature set:
- instruction breakpoints (which pause the target processor)
- memory read/write breakpoints (which pause the target processor)
- instruction watches (which are non-intrusive)
- memory read/write watches (which are non-intrusive)
- breakpoints and watches optionally support an address mask, so can cover a block of addresses
- single stepping/tracing every N instructions
- live disassembly when single stepping
- read/write individual target memory locations
- display the processor registers
- hex/ascii dump of a block of host memory
- disassembly of a block of host memory
- calculate a CRC of a block of host memory
- destructive memory test of a block of host memory
- two external trigger inputs, which can be used independently or can be used to make a breakpoint/watch conditional
- a 24-bit processor cycle counter (that is accurate even when single stepping/paused with breakpoints)
GODIL Hardware (now obsolete)
XC6SLX9 Mini Board (eepizza)
Tutorials:
User Manual
Hardware design notes
Software design notes