2019-05-04 02:16:07 +00:00
|
|
|
|
//
|
|
|
|
|
// Macintosh.cpp
|
|
|
|
|
// Clock Signal
|
|
|
|
|
//
|
|
|
|
|
// Created by Thomas Harte on 03/05/2019.
|
|
|
|
|
// Copyright © 2019 Thomas Harte. All rights reserved.
|
|
|
|
|
//
|
|
|
|
|
|
|
|
|
|
#include "Macintosh.hpp"
|
|
|
|
|
|
2019-05-04 16:33:27 +00:00
|
|
|
|
#include <array>
|
|
|
|
|
|
2019-06-01 18:39:40 +00:00
|
|
|
|
#include "Audio.hpp"
|
2019-05-08 16:34:26 +00:00
|
|
|
|
#include "Keyboard.hpp"
|
2019-05-08 04:12:19 +00:00
|
|
|
|
#include "RealTimeClock.hpp"
|
2019-05-08 16:34:26 +00:00
|
|
|
|
#include "Video.hpp"
|
2019-05-04 03:25:42 +00:00
|
|
|
|
|
|
|
|
|
#include "../../CRTMachine.hpp"
|
|
|
|
|
|
2019-05-28 19:17:03 +00:00
|
|
|
|
//#define LOG_TRACE
|
|
|
|
|
|
2019-05-04 02:16:07 +00:00
|
|
|
|
#include "../../../Components/6522/6522.hpp"
|
2019-05-06 01:55:34 +00:00
|
|
|
|
#include "../../../Components/DiskII/IWM.hpp"
|
2019-06-01 18:39:40 +00:00
|
|
|
|
#include "../../../Outputs/Speaker/Implementation/LowpassSpeaker.hpp"
|
|
|
|
|
#include "../../../Processors/68000/68000.hpp"
|
2019-05-04 03:25:42 +00:00
|
|
|
|
|
2019-05-04 02:39:09 +00:00
|
|
|
|
#include "../../Utility/MemoryPacker.hpp"
|
2019-05-04 02:16:07 +00:00
|
|
|
|
|
2019-05-08 04:12:19 +00:00
|
|
|
|
namespace {
|
|
|
|
|
|
|
|
|
|
const int CLOCK_RATE = 7833600;
|
|
|
|
|
|
|
|
|
|
}
|
|
|
|
|
|
2019-05-04 02:16:07 +00:00
|
|
|
|
namespace Apple {
|
|
|
|
|
namespace Macintosh {
|
|
|
|
|
|
|
|
|
|
class ConcreteMachine:
|
|
|
|
|
public Machine,
|
2019-05-04 03:25:42 +00:00
|
|
|
|
public CRTMachine::Machine,
|
2019-05-04 02:16:07 +00:00
|
|
|
|
public CPU::MC68000::BusHandler {
|
|
|
|
|
public:
|
|
|
|
|
ConcreteMachine(const ROMMachine::ROMFetcher &rom_fetcher) :
|
2019-05-04 03:25:42 +00:00
|
|
|
|
mc68000_(*this),
|
2019-05-04 16:33:27 +00:00
|
|
|
|
video_(ram_.data()),
|
2019-05-04 20:38:01 +00:00
|
|
|
|
via_(via_port_handler_),
|
2019-06-01 18:39:40 +00:00
|
|
|
|
via_port_handler_(*this, clock_, keyboard_, video_, audio_, iwm_),
|
2019-05-08 04:12:19 +00:00
|
|
|
|
iwm_(CLOCK_RATE) {
|
2019-05-04 02:16:07 +00:00
|
|
|
|
|
2019-05-04 02:39:09 +00:00
|
|
|
|
// Grab a copy of the ROM and convert it into big-endian data.
|
2019-05-04 02:16:07 +00:00
|
|
|
|
const auto roms = rom_fetcher("Macintosh", { "mac128k.rom" });
|
|
|
|
|
if(!roms[0]) {
|
|
|
|
|
throw ROMMachine::Error::MissingROMs;
|
|
|
|
|
}
|
|
|
|
|
roms[0]->resize(64*1024);
|
2019-05-04 16:33:27 +00:00
|
|
|
|
Memory::PackBigEndian16(*roms[0], rom_.data());
|
2019-05-04 03:25:42 +00:00
|
|
|
|
|
|
|
|
|
// The Mac runs at 7.8336mHz.
|
2019-05-08 04:12:19 +00:00
|
|
|
|
set_clock_rate(double(CLOCK_RATE));
|
2019-05-04 03:25:42 +00:00
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
void set_scan_target(Outputs::Display::ScanTarget *scan_target) override {
|
|
|
|
|
video_.set_scan_target(scan_target);
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
Outputs::Speaker::Speaker *get_speaker() override {
|
2019-06-01 18:39:40 +00:00
|
|
|
|
return &audio_.speaker;
|
2019-05-04 03:25:42 +00:00
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
void run_for(const Cycles cycles) override {
|
|
|
|
|
mc68000_.run_for(cycles);
|
2019-05-04 02:16:07 +00:00
|
|
|
|
}
|
|
|
|
|
|
2019-05-04 16:33:27 +00:00
|
|
|
|
using Microcycle = CPU::MC68000::Microcycle;
|
|
|
|
|
|
|
|
|
|
HalfCycles perform_bus_operation(const Microcycle &cycle, int is_supervisor) {
|
2019-05-08 20:54:19 +00:00
|
|
|
|
// time_since_video_update_ += cycle.length;
|
2019-05-30 16:08:00 +00:00
|
|
|
|
iwm_.time_since_update += cycle.length;
|
2019-05-05 02:27:58 +00:00
|
|
|
|
|
2019-05-07 21:16:22 +00:00
|
|
|
|
// The VIA runs at one-tenth of the 68000's clock speed, in sync with the E clock.
|
|
|
|
|
// See: Guide to the Macintosh Hardware Family p149 (PDF p188).
|
2019-05-04 16:33:27 +00:00
|
|
|
|
via_clock_ += cycle.length;
|
|
|
|
|
via_.run_for(via_clock_.divide(HalfCycles(10)));
|
|
|
|
|
|
2019-05-08 17:58:52 +00:00
|
|
|
|
// The keyboard also has a clock, albeit a very slow one.
|
|
|
|
|
// Its clock and data lines are connected to the VIA.
|
|
|
|
|
keyboard_clock_ += cycle.length;
|
|
|
|
|
auto keyboard_ticks = keyboard_clock_.divide(HalfCycles(CLOCK_RATE / 100000));
|
|
|
|
|
if(keyboard_ticks > HalfCycles(0)) {
|
|
|
|
|
keyboard_.run_for(keyboard_ticks);
|
|
|
|
|
via_.set_control_line_input(MOS::MOS6522::Port::B, MOS::MOS6522::Line::Two, keyboard_.get_data());
|
|
|
|
|
via_.set_control_line_input(MOS::MOS6522::Port::B, MOS::MOS6522::Line::One, keyboard_.get_clock());
|
|
|
|
|
}
|
|
|
|
|
|
2019-05-07 21:16:22 +00:00
|
|
|
|
// TODO: SCC is a divide-by-two.
|
2019-05-04 16:33:27 +00:00
|
|
|
|
|
2019-05-08 04:12:19 +00:00
|
|
|
|
// Consider updating the real-time clock.
|
|
|
|
|
real_time_clock_ += cycle.length;
|
|
|
|
|
auto ticks = real_time_clock_.divide_cycles(Cycles(CLOCK_RATE)).as_int();
|
|
|
|
|
while(ticks--) {
|
|
|
|
|
clock_.update();
|
|
|
|
|
// TODO: leave a delay between toggling the input rather than using this coupled hack.
|
|
|
|
|
via_.set_control_line_input(MOS::MOS6522::Port::A, MOS::MOS6522::Line::Two, true);
|
|
|
|
|
via_.set_control_line_input(MOS::MOS6522::Port::A, MOS::MOS6522::Line::Two, false);
|
|
|
|
|
}
|
|
|
|
|
|
2019-05-08 20:54:19 +00:00
|
|
|
|
// Update the video. TODO: only on demand.
|
|
|
|
|
video_.run_for(cycle.length);
|
|
|
|
|
via_.set_control_line_input(MOS::MOS6522::Port::A, MOS::MOS6522::Line::One, video_.vsync());
|
|
|
|
|
|
2019-05-08 04:12:19 +00:00
|
|
|
|
// Update interrupt input. TODO: move this into a VIA/etc delegate callback?
|
|
|
|
|
mc68000_.set_interrupt_level( (via_.get_interrupt_line() ? 1 : 0) );
|
|
|
|
|
|
2019-05-04 16:33:27 +00:00
|
|
|
|
// A null cycle leaves nothing else to do.
|
|
|
|
|
if(cycle.operation) {
|
|
|
|
|
auto word_address = cycle.word_address();
|
|
|
|
|
|
2019-05-07 21:16:22 +00:00
|
|
|
|
// Everything above E0 0000 is signalled as being on the peripheral bus.
|
|
|
|
|
mc68000_.set_is_peripheral_address(word_address >= 0x700000);
|
2019-05-06 18:10:13 +00:00
|
|
|
|
|
2019-05-04 16:33:27 +00:00
|
|
|
|
if(word_address >= 0x400000) {
|
2019-05-04 18:23:37 +00:00
|
|
|
|
if(cycle.data_select_active()) {
|
|
|
|
|
|
2019-05-04 21:12:26 +00:00
|
|
|
|
const int register_address = word_address >> 8;
|
|
|
|
|
|
2019-05-07 02:57:29 +00:00
|
|
|
|
switch(word_address & 0x78f000) {
|
|
|
|
|
case 0x70f000:
|
2019-05-04 20:38:01 +00:00
|
|
|
|
// VIA accesses are via address 0xefe1fe + register*512,
|
|
|
|
|
// which at word precision is 0x77f0ff + register*256.
|
|
|
|
|
if(cycle.operation & Microcycle::Read) {
|
2019-05-04 21:12:26 +00:00
|
|
|
|
cycle.value->halves.low = via_.get_register(register_address);
|
2019-05-04 20:38:01 +00:00
|
|
|
|
if(cycle.operation & Microcycle::SelectWord) cycle.value->halves.high = 0xff;
|
|
|
|
|
} else {
|
2019-05-04 21:12:26 +00:00
|
|
|
|
via_.set_register(register_address, cycle.value->halves.low);
|
2019-05-04 20:38:01 +00:00
|
|
|
|
}
|
|
|
|
|
break;
|
|
|
|
|
|
2019-05-07 02:57:29 +00:00
|
|
|
|
case 0x68f000:
|
2019-05-06 01:55:34 +00:00
|
|
|
|
// The IWM; this is a purely polled device, so can be run on demand.
|
2019-05-30 16:08:00 +00:00
|
|
|
|
iwm_.flush();
|
2019-05-05 22:12:25 +00:00
|
|
|
|
if(cycle.operation & Microcycle::Read) {
|
2019-05-30 16:08:00 +00:00
|
|
|
|
cycle.value->halves.low = iwm_.iwm.read(register_address);
|
2019-05-05 22:12:25 +00:00
|
|
|
|
if(cycle.operation & Microcycle::SelectWord) cycle.value->halves.high = 0xff;
|
|
|
|
|
} else {
|
2019-05-30 16:08:00 +00:00
|
|
|
|
iwm_.iwm.write(register_address, cycle.value->halves.low);
|
2019-05-05 22:12:25 +00:00
|
|
|
|
}
|
2019-05-04 20:38:01 +00:00
|
|
|
|
break;
|
2019-05-04 18:23:37 +00:00
|
|
|
|
|
2019-05-07 01:32:10 +00:00
|
|
|
|
default:
|
|
|
|
|
if(cycle.operation & Microcycle::Read) {
|
2019-05-28 19:17:03 +00:00
|
|
|
|
// printf("Unrecognised read %06x\n", *cycle.address & 0xffffff);
|
2019-05-08 20:54:19 +00:00
|
|
|
|
cycle.value->halves.low = 0x00;
|
2019-05-07 01:32:10 +00:00
|
|
|
|
if(cycle.operation & Microcycle::SelectWord) cycle.value->halves.high = 0xff;
|
|
|
|
|
}
|
|
|
|
|
break;
|
|
|
|
|
}
|
2019-05-04 18:23:37 +00:00
|
|
|
|
}
|
2019-05-04 16:33:27 +00:00
|
|
|
|
} else {
|
|
|
|
|
if(cycle.data_select_active()) {
|
|
|
|
|
uint16_t *memory_base = nullptr;
|
2019-05-07 21:16:22 +00:00
|
|
|
|
auto operation = cycle.operation;
|
2019-05-04 18:23:37 +00:00
|
|
|
|
|
|
|
|
|
// When ROM overlay is enabled, the ROM begins at both $000000 and $400000,
|
|
|
|
|
// and RAM is available at $600000.
|
|
|
|
|
//
|
|
|
|
|
// Otherwise RAM is mapped at $000000 and ROM from $400000.
|
2019-05-04 21:29:30 +00:00
|
|
|
|
if(
|
2019-05-07 21:16:22 +00:00
|
|
|
|
(ROM_is_overlay_ && word_address >= 0x300000) ||
|
|
|
|
|
(!ROM_is_overlay_ && word_address < 0x200000)
|
2019-05-04 21:29:30 +00:00
|
|
|
|
) {
|
2019-05-04 16:33:27 +00:00
|
|
|
|
memory_base = ram_.data();
|
|
|
|
|
word_address %= ram_.size();
|
2019-05-04 21:29:30 +00:00
|
|
|
|
} else {
|
|
|
|
|
memory_base = rom_.data();
|
|
|
|
|
word_address %= rom_.size();
|
2019-05-07 21:16:22 +00:00
|
|
|
|
|
2019-05-08 19:07:03 +00:00
|
|
|
|
// Disallow writes to ROM; also it doesn't mirror above 0x60000, ever.
|
|
|
|
|
if(!(operation & Microcycle::Read) || word_address >= 0x300000) operation = 0;
|
2019-05-04 16:33:27 +00:00
|
|
|
|
}
|
|
|
|
|
|
2019-05-28 20:24:41 +00:00
|
|
|
|
const auto masked_operation = operation & (Microcycle::SelectWord | Microcycle::SelectByte | Microcycle::Read | Microcycle::InterruptAcknowledge);
|
|
|
|
|
switch(masked_operation) {
|
2019-05-07 21:16:22 +00:00
|
|
|
|
default:
|
|
|
|
|
break;
|
2019-05-04 21:29:30 +00:00
|
|
|
|
|
2019-05-28 20:24:41 +00:00
|
|
|
|
// Catches the deliberation set of operation to 0 above.
|
|
|
|
|
case 0: break;
|
|
|
|
|
|
|
|
|
|
case Microcycle::InterruptAcknowledge | Microcycle::SelectByte:
|
|
|
|
|
// The Macintosh uses autovectored interrupts.
|
|
|
|
|
mc68000_.set_is_peripheral_address(true);
|
|
|
|
|
break;
|
|
|
|
|
|
2019-05-04 21:29:30 +00:00
|
|
|
|
case Microcycle::SelectWord | Microcycle::Read:
|
|
|
|
|
cycle.value->full = memory_base[word_address];
|
|
|
|
|
break;
|
|
|
|
|
case Microcycle::SelectByte | Microcycle::Read:
|
|
|
|
|
cycle.value->halves.low = uint8_t(memory_base[word_address] >> cycle.byte_shift());
|
|
|
|
|
break;
|
|
|
|
|
case Microcycle::SelectWord:
|
|
|
|
|
memory_base[word_address] = cycle.value->full;
|
|
|
|
|
break;
|
|
|
|
|
case Microcycle::SelectByte:
|
|
|
|
|
memory_base[word_address] = uint16_t(
|
|
|
|
|
(cycle.value->halves.low << cycle.byte_shift()) |
|
2019-05-06 02:48:40 +00:00
|
|
|
|
(memory_base[word_address] & cycle.untouched_byte_mask())
|
2019-05-04 21:29:30 +00:00
|
|
|
|
);
|
|
|
|
|
break;
|
2019-05-04 16:33:27 +00:00
|
|
|
|
}
|
|
|
|
|
} else {
|
2019-05-04 21:29:30 +00:00
|
|
|
|
// TODO: add delay if this is a RAM access and video blocks it momentarily.
|
|
|
|
|
// "Each [video] fetch took two cycles out of eight"
|
2019-05-04 16:33:27 +00:00
|
|
|
|
}
|
|
|
|
|
}
|
|
|
|
|
}
|
|
|
|
|
|
2019-05-04 03:55:28 +00:00
|
|
|
|
/*
|
|
|
|
|
Normal memory map:
|
|
|
|
|
|
|
|
|
|
000000: RAM
|
|
|
|
|
400000: ROM
|
|
|
|
|
9FFFF8+: SCC read operations
|
|
|
|
|
BFFFF8+: SCC write operations
|
|
|
|
|
DFE1FF+: IWM
|
|
|
|
|
EFE1FE+: VIA
|
|
|
|
|
*/
|
|
|
|
|
|
2019-05-04 03:40:22 +00:00
|
|
|
|
return HalfCycles(0);
|
|
|
|
|
}
|
|
|
|
|
|
2019-05-05 02:27:58 +00:00
|
|
|
|
void flush() {
|
2019-06-01 18:39:40 +00:00
|
|
|
|
// Flush the video before the audio queue; in a Mac the
|
|
|
|
|
// video is responsible for providing part of the
|
|
|
|
|
// audio signal, so the two aren't as distinct as in
|
|
|
|
|
// most machines.
|
2019-05-08 20:54:19 +00:00
|
|
|
|
// video_.run_for(time_since_video_update_.flush());
|
2019-06-01 18:39:40 +00:00
|
|
|
|
|
|
|
|
|
// As above: flush audio after video.
|
|
|
|
|
audio_.queue.flush();
|
2019-05-05 02:27:58 +00:00
|
|
|
|
}
|
2019-05-04 03:40:22 +00:00
|
|
|
|
|
2019-05-04 20:38:01 +00:00
|
|
|
|
void set_rom_is_overlay(bool rom_is_overlay) {
|
|
|
|
|
ROM_is_overlay_ = rom_is_overlay;
|
|
|
|
|
}
|
|
|
|
|
|
2019-05-06 03:05:24 +00:00
|
|
|
|
void set_use_alternate_screen_buffer(bool use_alternate_screen_buffer) {
|
|
|
|
|
video_.set_use_alternate_screen_buffer(use_alternate_screen_buffer);
|
|
|
|
|
}
|
|
|
|
|
|
2019-05-04 02:16:07 +00:00
|
|
|
|
private:
|
2019-05-30 16:08:00 +00:00
|
|
|
|
struct IWM {
|
|
|
|
|
IWM(int clock_rate) : iwm(clock_rate) {}
|
|
|
|
|
|
|
|
|
|
Apple::IWM iwm;
|
|
|
|
|
HalfCycles time_since_update;
|
|
|
|
|
|
|
|
|
|
void flush() {
|
|
|
|
|
iwm.run_for(time_since_update.flush_cycles());
|
|
|
|
|
}
|
|
|
|
|
};
|
|
|
|
|
|
2019-06-01 18:39:40 +00:00
|
|
|
|
struct Audio {
|
|
|
|
|
Concurrency::DeferringAsyncTaskQueue queue;
|
|
|
|
|
Apple::Macintosh::Audio audio;
|
|
|
|
|
Outputs::Speaker::LowpassSpeaker<Apple::Macintosh::Audio> speaker;
|
|
|
|
|
HalfCycles time_since_update;
|
|
|
|
|
|
|
|
|
|
Audio() : audio(queue), speaker(audio) {}
|
|
|
|
|
|
|
|
|
|
void flush() {
|
|
|
|
|
speaker.run_for(queue, time_since_update.flush_cycles());
|
|
|
|
|
}
|
|
|
|
|
};
|
|
|
|
|
|
2019-05-04 20:38:01 +00:00
|
|
|
|
class VIAPortHandler: public MOS::MOS6522::PortHandler {
|
|
|
|
|
public:
|
2019-06-01 18:39:40 +00:00
|
|
|
|
VIAPortHandler(ConcreteMachine &machine, RealTimeClock &clock, Keyboard &keyboard, Video &video, Audio &audio, IWM &iwm) :
|
|
|
|
|
machine_(machine), clock_(clock), keyboard_(keyboard), video_(video), audio_(audio), iwm_(iwm) {}
|
2019-05-04 20:38:01 +00:00
|
|
|
|
|
2019-05-04 21:12:26 +00:00
|
|
|
|
using Port = MOS::MOS6522::Port;
|
|
|
|
|
using Line = MOS::MOS6522::Line;
|
|
|
|
|
|
|
|
|
|
void set_port_output(Port port, uint8_t value, uint8_t direction_mask) {
|
2019-05-04 20:38:01 +00:00
|
|
|
|
/*
|
|
|
|
|
Peripheral lines: keyboard data, interrupt configuration.
|
|
|
|
|
(See p176 [/215])
|
|
|
|
|
*/
|
|
|
|
|
switch(port) {
|
2019-05-04 21:12:26 +00:00
|
|
|
|
case Port::A:
|
2019-05-04 20:38:01 +00:00
|
|
|
|
/*
|
|
|
|
|
Port A:
|
|
|
|
|
b7: [input] SCC wait/request (/W/REQA and /W/REQB wired together for a logical OR)
|
|
|
|
|
b6: 0 = alternate screen buffer, 1 = main screen buffer
|
|
|
|
|
b5: floppy disk SEL state control (upper/lower head "among other things")
|
|
|
|
|
b4: 1 = use ROM overlay memory map, 0 = use ordinary memory map
|
|
|
|
|
b3: 0 = use alternate sound buffer, 1 = use ordinary sound buffer
|
|
|
|
|
b2–b0: audio output volume
|
|
|
|
|
*/
|
2019-05-30 16:08:00 +00:00
|
|
|
|
iwm_.flush();
|
|
|
|
|
iwm_.iwm.set_select(!(value & 0x20));
|
|
|
|
|
|
2019-05-06 03:05:24 +00:00
|
|
|
|
machine_.set_use_alternate_screen_buffer(!(value & 0x40));
|
2019-05-08 16:34:26 +00:00
|
|
|
|
machine_.set_rom_is_overlay(!!(value & 0x10));
|
2019-05-30 16:08:00 +00:00
|
|
|
|
|
2019-06-01 18:39:40 +00:00
|
|
|
|
audio_.flush();
|
|
|
|
|
audio_.audio.set_volume(value & 7);
|
|
|
|
|
|
|
|
|
|
// TODO: alternate sound buffer.
|
2019-05-04 20:38:01 +00:00
|
|
|
|
break;
|
|
|
|
|
|
2019-05-04 21:12:26 +00:00
|
|
|
|
case Port::B:
|
|
|
|
|
/*
|
|
|
|
|
Port B:
|
|
|
|
|
b7: 0 = sound enabled, 1 = sound disabled
|
|
|
|
|
b6: [input] 0 = video beam in visible portion of line, 1 = outside
|
|
|
|
|
b5: [input] mouse y2
|
|
|
|
|
b4: [input] mouse x2
|
|
|
|
|
b3: [input] 0 = mouse button down, 1 = up
|
|
|
|
|
b2: 0 = real-time clock enabled, 1 = disabled
|
|
|
|
|
b1: clock's data-clock line
|
|
|
|
|
b0: clock's serial data line
|
|
|
|
|
*/
|
2019-05-08 04:12:19 +00:00
|
|
|
|
if(value & 0x4) clock_.abort();
|
|
|
|
|
else clock_.set_input(!!(value & 0x2), !!(value & 0x1));
|
2019-05-30 16:08:00 +00:00
|
|
|
|
|
2019-06-01 18:39:40 +00:00
|
|
|
|
audio_.flush();
|
|
|
|
|
audio_.audio.set_enabled(!!(value & 0x80));
|
2019-05-04 20:38:01 +00:00
|
|
|
|
break;
|
|
|
|
|
}
|
|
|
|
|
}
|
|
|
|
|
|
2019-05-04 21:12:26 +00:00
|
|
|
|
uint8_t get_port_input(Port port) {
|
|
|
|
|
switch(port) {
|
|
|
|
|
case Port::A:
|
2019-05-07 01:32:10 +00:00
|
|
|
|
// printf("6522 r A\n");
|
2019-05-08 20:54:19 +00:00
|
|
|
|
return 0x00; // TODO: b7 = SCC wait/request
|
2019-05-04 21:12:26 +00:00
|
|
|
|
|
|
|
|
|
case Port::B:
|
2019-05-08 20:54:19 +00:00
|
|
|
|
return
|
|
|
|
|
(clock_.get_data() ? 0x02 : 0x00) |
|
|
|
|
|
(video_.is_outputting() ? 0x00 : 0x40);
|
|
|
|
|
// TODO: mouse button, y2, x2
|
2019-05-04 21:12:26 +00:00
|
|
|
|
}
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
void set_control_line_output(Port port, Line line, bool value) {
|
2019-05-08 04:12:19 +00:00
|
|
|
|
/*
|
|
|
|
|
Keyboard wiring (I believe):
|
2019-05-08 19:07:03 +00:00
|
|
|
|
CB2 = data (input/output)
|
2019-05-08 16:34:26 +00:00
|
|
|
|
CB1 = clock (input)
|
2019-05-08 04:12:19 +00:00
|
|
|
|
|
|
|
|
|
CA2 is used for receiving RTC interrupts.
|
2019-05-08 16:34:26 +00:00
|
|
|
|
CA1 is used for receiving vsync maybe?
|
2019-05-08 04:12:19 +00:00
|
|
|
|
*/
|
2019-05-08 16:34:26 +00:00
|
|
|
|
if(port == Port::B && line == Line::Two) keyboard_.set_input(value);
|
2019-05-04 21:12:26 +00:00
|
|
|
|
}
|
|
|
|
|
|
2019-05-04 20:38:01 +00:00
|
|
|
|
private:
|
|
|
|
|
ConcreteMachine &machine_;
|
2019-05-08 04:12:19 +00:00
|
|
|
|
RealTimeClock &clock_;
|
2019-05-08 16:34:26 +00:00
|
|
|
|
Keyboard &keyboard_;
|
2019-05-08 20:54:19 +00:00
|
|
|
|
Video &video_;
|
2019-06-01 18:39:40 +00:00
|
|
|
|
Audio &audio_;
|
2019-05-30 16:08:00 +00:00
|
|
|
|
IWM &iwm_;
|
2019-05-04 03:40:22 +00:00
|
|
|
|
};
|
|
|
|
|
|
2019-05-04 16:33:27 +00:00
|
|
|
|
std::array<uint16_t, 32*1024> rom_;
|
|
|
|
|
std::array<uint16_t, 64*1024> ram_;
|
|
|
|
|
|
2019-05-04 02:16:07 +00:00
|
|
|
|
CPU::MC68000::Processor<ConcreteMachine, true> mc68000_;
|
2019-06-01 18:39:40 +00:00
|
|
|
|
|
2019-05-04 03:25:42 +00:00
|
|
|
|
Video video_;
|
2019-06-01 18:39:40 +00:00
|
|
|
|
Audio audio_;
|
2019-05-04 03:40:22 +00:00
|
|
|
|
|
2019-05-08 04:12:19 +00:00
|
|
|
|
RealTimeClock clock_;
|
2019-05-08 16:34:26 +00:00
|
|
|
|
Keyboard keyboard_;
|
2019-05-08 04:12:19 +00:00
|
|
|
|
|
2019-05-04 03:40:22 +00:00
|
|
|
|
MOS::MOS6522::MOS6522<VIAPortHandler> via_;
|
|
|
|
|
VIAPortHandler via_port_handler_;
|
2019-05-05 22:12:25 +00:00
|
|
|
|
|
2019-05-30 16:08:00 +00:00
|
|
|
|
IWM iwm_;
|
2019-05-05 22:12:25 +00:00
|
|
|
|
|
2019-05-04 16:33:27 +00:00
|
|
|
|
HalfCycles via_clock_;
|
2019-05-08 17:58:52 +00:00
|
|
|
|
HalfCycles real_time_clock_;
|
|
|
|
|
HalfCycles keyboard_clock_;
|
2019-05-08 20:54:19 +00:00
|
|
|
|
HalfCycles video_clock_;
|
|
|
|
|
// HalfCycles time_since_video_update_;
|
2019-05-06 01:55:34 +00:00
|
|
|
|
HalfCycles time_since_iwm_update_;
|
2019-05-04 03:40:22 +00:00
|
|
|
|
|
2019-05-04 16:33:27 +00:00
|
|
|
|
bool ROM_is_overlay_ = true;
|
2019-05-04 02:16:07 +00:00
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
}
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
using namespace Apple::Macintosh;
|
|
|
|
|
|
|
|
|
|
Machine *Machine::Macintosh(const Analyser::Static::Target *target, const ROMMachine::ROMFetcher &rom_fetcher) {
|
|
|
|
|
return new ConcreteMachine(rom_fetcher);
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
Machine::~Machine() {}
|