1
0
mirror of https://github.com/TomHarte/CLK.git synced 2024-11-03 08:05:40 +00:00
CLK/Processors/Z80/State/State.hpp

101 lines
2.5 KiB
C++
Raw Normal View History

2020-05-14 00:13:40 +00:00
//
// State.hpp
// Clock Signal
//
// Created by Thomas Harte on 13/05/2020.
// Copyright © 2020 Thomas Harte. All rights reserved.
//
2020-05-15 02:46:40 +00:00
#ifndef Z80_State_hpp
#define Z80_State_hpp
2020-05-14 00:13:40 +00:00
#include "../../../Reflection/Enum.hpp"
#include "../../../Reflection/Struct.hpp"
#include "../Z80.hpp"
namespace CPU {
namespace Z80 {
/*!
Provides a means for capturing or restoring complete Z80 state.
This is an optional adjunct to the Z80 class. If you want to take the rest of the Z80
implementation but don't want any of the overhead of my sort-of half-reflection as
encapsulated in Reflection/[Enum/Struct].hpp just don't use this class.
*/
struct State: public Reflection::StructImpl<State> {
/*!
Provides the current state of the well-known, published internal registers.
*/
struct Registers: public Reflection::StructImpl<Registers> {
uint8_t a;
uint8_t flags;
uint16_t bc, de, hl;
uint16_t af_dash, bc_dash, de_dash, hl_dash;
2020-05-14 00:13:40 +00:00
uint16_t ix, iy, ir;
uint16_t program_counter, stack_pointer;
uint16_t memptr;
int interrupt_mode;
bool iff1, iff2;
Registers();
} registers;
/*!
Provides the current state of the processor's various input lines that aren't
related to an access cycle.
*/
struct Inputs: public Reflection::StructImpl<Inputs> {
bool irq = false;
bool nmi = false;
bool bus_request = false;
bool wait = false;
2020-05-14 00:13:40 +00:00
Inputs();
} inputs;
/*!
Contains internal state used by this particular implementation of a 6502. Most of it
does not necessarily correlate with anything in a real 6502, and some of it very
obviously doesn't.
*/
struct ExecutionState: public Reflection::StructImpl<ExecutionState> {
2021-04-25 03:18:00 +00:00
bool is_halted = false;
2021-04-25 03:18:00 +00:00
uint8_t requests = 0;
uint8_t last_requests = 0;
uint8_t temp8 = 0;
uint8_t operation = 0;
uint16_t temp16 = 0;
unsigned int flag_adjustment_history = 0;
uint16_t pc_increment = 1;
uint16_t refresh_address = 0;
ReflectableEnum(Phase,
UntakenConditionalCall, Reset, IRQMode0, IRQMode1, IRQMode2,
NMI, FetchDecode, Operation
);
2021-04-25 03:18:00 +00:00
Phase phase = Phase::FetchDecode;
int half_cycles_into_step = 0;
int steps_into_phase = 0;
uint16_t instruction_page = 0;
2020-05-14 00:13:40 +00:00
ExecutionState();
} execution_state;
/// Default constructor; makes no guarantees as to field values beyond those given above.
State();
/// Instantiates a new State based on the processor @c src.
State(const ProcessorBase &src);
/// Applies this state to @c target.
void apply(ProcessorBase &target);
};
}
}
2020-05-15 02:46:40 +00:00
#endif /* Z80_State_hpp */