2019-10-12 22:19:55 +00:00
|
|
|
//
|
|
|
|
// SerialPort.cpp
|
|
|
|
// Clock Signal
|
|
|
|
//
|
|
|
|
// Created by Thomas Harte on 12/10/2019.
|
|
|
|
// Copyright © 2019 Thomas Harte. All rights reserved.
|
|
|
|
//
|
|
|
|
|
2019-11-09 20:21:51 +00:00
|
|
|
#include "Line.hpp"
|
2019-10-13 03:14:29 +00:00
|
|
|
|
|
|
|
using namespace Serial;
|
|
|
|
|
2019-10-30 02:36:29 +00:00
|
|
|
void Line::set_writer_clock_rate(HalfCycles clock_rate) {
|
2019-10-14 00:41:08 +00:00
|
|
|
clock_rate_ = clock_rate;
|
|
|
|
}
|
|
|
|
|
2019-10-30 02:36:29 +00:00
|
|
|
void Line::advance_writer(HalfCycles cycles) {
|
|
|
|
if(cycles == HalfCycles(0)) return;
|
2019-10-21 03:13:44 +00:00
|
|
|
|
2019-10-30 02:36:29 +00:00
|
|
|
const auto integral_cycles = cycles.as_integral();
|
|
|
|
remaining_delays_ = std::max(remaining_delays_ - integral_cycles, Cycles::IntType(0));
|
2019-10-18 03:59:43 +00:00
|
|
|
if(events_.empty()) {
|
2019-10-30 02:36:29 +00:00
|
|
|
write_cycles_since_delegate_call_ += integral_cycles;
|
2019-10-21 02:10:05 +00:00
|
|
|
if(transmission_extra_) {
|
2019-10-30 02:36:29 +00:00
|
|
|
transmission_extra_ -= integral_cycles;
|
2019-10-21 02:10:05 +00:00
|
|
|
if(transmission_extra_ <= 0) {
|
|
|
|
transmission_extra_ = 0;
|
|
|
|
update_delegate(level_);
|
|
|
|
}
|
|
|
|
}
|
2019-10-18 03:59:43 +00:00
|
|
|
} else {
|
|
|
|
while(!events_.empty()) {
|
2019-10-30 02:36:29 +00:00
|
|
|
if(events_.front().delay <= integral_cycles) {
|
2019-10-18 03:59:43 +00:00
|
|
|
cycles -= events_.front().delay;
|
|
|
|
write_cycles_since_delegate_call_ += events_.front().delay;
|
|
|
|
const auto old_level = level_;
|
2019-10-17 03:21:14 +00:00
|
|
|
|
2019-10-18 03:59:43 +00:00
|
|
|
auto iterator = events_.begin() + 1;
|
|
|
|
while(iterator != events_.end() && iterator->type != Event::Delay) {
|
|
|
|
level_ = iterator->type == Event::SetHigh;
|
|
|
|
++iterator;
|
|
|
|
}
|
|
|
|
events_.erase(events_.begin(), iterator);
|
2019-10-17 03:21:14 +00:00
|
|
|
|
2019-10-18 03:59:43 +00:00
|
|
|
if(old_level != level_) {
|
|
|
|
update_delegate(old_level);
|
|
|
|
}
|
2019-10-21 02:10:05 +00:00
|
|
|
|
|
|
|
// Book enough extra time for the read delegate to be posted
|
|
|
|
// the final bit if one is attached.
|
|
|
|
if(events_.empty()) {
|
|
|
|
transmission_extra_ = minimum_write_cycles_for_read_delegate_bit();
|
|
|
|
}
|
2019-10-18 03:59:43 +00:00
|
|
|
} else {
|
2019-10-30 02:36:29 +00:00
|
|
|
events_.front().delay -= integral_cycles;
|
|
|
|
write_cycles_since_delegate_call_ += integral_cycles;
|
2019-10-18 03:59:43 +00:00
|
|
|
break;
|
2019-10-17 03:21:14 +00:00
|
|
|
}
|
2019-10-13 03:14:29 +00:00
|
|
|
}
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
void Line::write(bool level) {
|
|
|
|
if(!events_.empty()) {
|
|
|
|
events_.emplace_back();
|
|
|
|
events_.back().type = level ? Event::SetHigh : Event::SetLow;
|
|
|
|
} else {
|
|
|
|
level_ = level;
|
2019-10-21 02:10:05 +00:00
|
|
|
transmission_extra_ = minimum_write_cycles_for_read_delegate_bit();
|
2019-10-13 03:14:29 +00:00
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2019-10-30 02:36:29 +00:00
|
|
|
void Line::write(HalfCycles cycles, int count, int levels) {
|
|
|
|
remaining_delays_ += count * cycles.as_integral();
|
2019-10-13 03:14:29 +00:00
|
|
|
|
|
|
|
auto event = events_.size();
|
|
|
|
events_.resize(events_.size() + size_t(count)*2);
|
|
|
|
while(count--) {
|
|
|
|
events_[event].type = Event::Delay;
|
2019-10-30 02:36:29 +00:00
|
|
|
events_[event].delay = int(cycles.as_integral());
|
2019-10-13 03:14:29 +00:00
|
|
|
events_[event+1].type = (levels&1) ? Event::SetHigh : Event::SetLow;
|
2019-10-17 03:21:14 +00:00
|
|
|
levels >>= 1;
|
2019-10-13 03:14:29 +00:00
|
|
|
event += 2;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
void Line::reset_writing() {
|
2019-10-14 01:39:25 +00:00
|
|
|
remaining_delays_ = 0;
|
2019-10-13 03:14:29 +00:00
|
|
|
events_.clear();
|
|
|
|
}
|
|
|
|
|
|
|
|
bool Line::read() {
|
|
|
|
return level_;
|
|
|
|
}
|
2019-10-17 03:21:14 +00:00
|
|
|
|
2019-10-18 03:34:39 +00:00
|
|
|
void Line::set_read_delegate(ReadDelegate *delegate, Storage::Time bit_length) {
|
2019-10-17 03:21:14 +00:00
|
|
|
read_delegate_ = delegate;
|
2019-10-18 03:34:39 +00:00
|
|
|
read_delegate_bit_length_ = bit_length;
|
2019-10-21 03:34:30 +00:00
|
|
|
read_delegate_bit_length_.simplify();
|
2019-10-17 03:21:14 +00:00
|
|
|
write_cycles_since_delegate_call_ = 0;
|
|
|
|
}
|
2019-10-18 03:34:39 +00:00
|
|
|
|
|
|
|
void Line::update_delegate(bool level) {
|
|
|
|
// Exit early if there's no delegate, or if the delegate is waiting for
|
|
|
|
// zero and this isn't zero.
|
|
|
|
if(!read_delegate_) return;
|
|
|
|
|
|
|
|
const int cycles_to_forward = write_cycles_since_delegate_call_;
|
|
|
|
write_cycles_since_delegate_call_ = 0;
|
|
|
|
if(level && read_delegate_phase_ == ReadDelegatePhase::WaitingForZero) return;
|
|
|
|
|
|
|
|
// Deal with a transition out of waiting-for-zero mode by seeding time left
|
|
|
|
// in bit at half a bit.
|
|
|
|
if(read_delegate_phase_ == ReadDelegatePhase::WaitingForZero) {
|
|
|
|
time_left_in_bit_ = read_delegate_bit_length_;
|
|
|
|
time_left_in_bit_.clock_rate <<= 1;
|
|
|
|
read_delegate_phase_ = ReadDelegatePhase::Serialising;
|
|
|
|
}
|
|
|
|
|
|
|
|
// Forward as many bits as occur.
|
2019-10-30 02:36:29 +00:00
|
|
|
Storage::Time time_left(cycles_to_forward, int(clock_rate_.as_integral()));
|
2019-10-18 03:34:39 +00:00
|
|
|
const int bit = level ? 1 : 0;
|
|
|
|
int bits = 0;
|
|
|
|
while(time_left >= time_left_in_bit_) {
|
|
|
|
++bits;
|
|
|
|
if(!read_delegate_->serial_line_did_produce_bit(this, bit)) {
|
|
|
|
read_delegate_phase_ = ReadDelegatePhase::WaitingForZero;
|
2019-10-29 02:12:45 +00:00
|
|
|
if(bit) return;
|
2019-10-18 03:34:39 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
time_left -= time_left_in_bit_;
|
|
|
|
time_left_in_bit_ = read_delegate_bit_length_;
|
|
|
|
}
|
|
|
|
time_left_in_bit_ -= time_left;
|
|
|
|
}
|
2019-10-21 02:10:05 +00:00
|
|
|
|
2019-10-30 02:36:29 +00:00
|
|
|
Cycles::IntType Line::minimum_write_cycles_for_read_delegate_bit() {
|
2019-10-21 02:10:05 +00:00
|
|
|
if(!read_delegate_) return 0;
|
2019-10-30 02:36:29 +00:00
|
|
|
return 1 + (read_delegate_bit_length_ * static_cast<unsigned int>(clock_rate_.as_integral())).get<int>();
|
2019-10-21 02:10:05 +00:00
|
|
|
}
|