1
0
mirror of https://github.com/TomHarte/CLK.git synced 2024-11-19 08:31:11 +00:00

Attempts to fix direct indirect indexed; not yet successful I think.

This commit is contained in:
Thomas Harte 2020-10-08 22:15:19 -04:00
parent 7dde7cc743
commit 0ed98cbfac
3 changed files with 7 additions and 1 deletions

View File

@ -171,6 +171,10 @@ template <typename BusHandler> void Processor<BusHandler>::run_for(const Cycles
data_buffer_ = instruction_buffer_;
continue;
case OperationCopyDataToInstruction:
instruction_buffer_ = data_buffer_;
continue;
case OperationCopyAToData:
if(m_flag()) {
data_buffer_.size = 1;

View File

@ -428,6 +428,7 @@ struct CPU::WDC65816::ProcessorStorageConstructor {
target(CycleFetchIncrementData); // AAL.
target(CycleFetchData); // AAH.
target(OperationCopyDataToInstruction);
target(OperationConstructAbsoluteYRead);
target(CycleFetchIncorrectDataAddress); // IO.

View File

@ -112,8 +112,9 @@ enum MicroOp: uint8_t {
/// Copies the current program counter to the data buffer.
OperationCopyPCToData,
OperationCopyInstructionToData,
OperationCopyDataToPC,
OperationCopyInstructionToData,
OperationCopyDataToInstruction,
/// Copies the current PBR to the data buffer.
OperationCopyPBRToData,