6502/CLK
1
0
Fork 0
mirror of https://github.com/TomHarte/CLK.git synced 2024-12-27 01:31:42 +00:00
Code Issues Projects Releases Wiki Activity

Improved comments.

Browse Source
This commit is contained in:
Thomas Harte 2017-08-27 18:11:40 -04:00
parent 113349d272
commit 17c13624e5
1 changed files with 4 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
Components/6845/CRTC6845.hpp
View File

@ -130,7 +130,8 @@ template <class T> class CRTC6845 {
} }
// check for end of horizontal sync; note that a sync time of zero will result in an immediate // check for end of horizontal sync; note that a sync time of zero will result in an immediate
// cancellation of the plan to perform sync // cancellation of the plan to perform sync if this is an HD6845S or UM6845R; otherwise zero
// will end up counting as 16 as it won't be checked until after overflow.
if(bus_state_.hsync) { if(bus_state_.hsync) {
switch(personality_) { switch(personality_) {
case HD6845S: case HD6845S:
@ -168,6 +169,8 @@ template <class T> class CRTC6845 {
// check for end of vertical sync // check for end of vertical sync
if(bus_state_.vsync) { if(bus_state_.vsync) {
vsync_counter_ = (vsync_counter_ + 1) & 15; vsync_counter_ = (vsync_counter_ + 1) & 15;
// on the UM6845R and AMS40226, honour the programmed vertical sync time; on the other CRTCs
// always use a vertical sync count of 16.
switch(personality_) { switch(personality_) {
case HD6845S: case HD6845S:
case AMS40226: case AMS40226: