6502/CLK
1
0
Fork 0
mirror of https://github.com/TomHarte/CLK.git synced 2024-09-30 07:55:01 +00:00
Code Issues Projects Releases Wiki Activity

Quick fix: supply the port being written to correctly.

Browse Source
This commit is contained in:
Thomas Harte 2017-08-16 09:15:57 -04:00
parent 82367a2246
commit 1a831bcf9b
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
Components/AY38910/AY38910.cpp
View File

@ -213,7 +213,7 @@ void AY38910::set_register_value(uint8_t value) {
evaluate_output_volume();
});
} else {
if(port_handler_) port_handler_->set_port_output(value == 15, value);
if(port_handler_) port_handler_->set_port_output(selected_register_ == 15, value);
}
}