6502/CLK
1
0
Fork 0
mirror of https://github.com/TomHarte/CLK.git synced 2025-01-29 20:31:46 +00:00
Code Issues Projects Releases Wiki Activity

Permit MSX RAM mapper readback.

Browse Source
This commit is contained in:
Thomas Harte 2023-04-29 23:48:22 -04:00
parent 19d03dd4fd
commit 1f4d526ea5
1 changed files with 10 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

10
Machines/MSX/MSX.cpp
View File

@ -595,6 +595,13 @@ class ConcreteMachine:
*cycle.value = clock_.read(next_clock_register_); *cycle.value = clock_.read(next_clock_register_);
break; break;
case 0xfc: case 0xfd: case 0xfe: case 0xff:
if constexpr (model != Target::Model::MSX1) {
*cycle.value = ram_mapper_[(address & 0xff) - 0xfc];
break;
}
[[fallthrough]];
default: default:
// printf("Unhandled read %02x\n", address & 0xff); // printf("Unhandled read %02x\n", address & 0xff);
*cycle.value = 0xff; *cycle.value = 0xff;
@ -643,6 +650,8 @@ class ConcreteMachine:
break; break;
} }
ram_mapper_[port - 0xfc] = *cycle.value;
// Apply to RAM. // Apply to RAM.
// //
// On a real MSX this may also affect other slots. // On a real MSX this may also affect other slots.
@ -877,6 +886,7 @@ class ConcreteMachine:
// 8kb resolution is used by some cartride titles. // 8kb resolution is used by some cartride titles.
const uint8_t *read_pointers_[8]; const uint8_t *read_pointers_[8];
uint8_t *write_pointers_[8]; uint8_t *write_pointers_[8];
uint8_t ram_mapper_[4]{};
/// Optionally attaches non-default logic to any of the four things selectable /// Optionally attaches non-default logic to any of the four things selectable
/// via the primary slot register. /// via the primary slot register.