6502/CLK
1
0
Fork 0
mirror of https://github.com/TomHarte/CLK.git synced 2025-11-04 00:16:26 +00:00
Code Issues Projects Releases Wiki Activity

Import further NOPs.

Browse Source
This commit is contained in:
Thomas Harte
2025-10-24 13:33:10 -04:00
parent e4fe127444
commit 1fd8d94e2e
1 changed files with 36 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

36
Processors/6502Mk2/Decoder.hpp
View File

@@ -474,6 +474,15 @@ struct Decoder<model, std::enable_if_t<model == Model::Synertek65C02>> {
case 0x64: return {Zero, Operation::STZ}; case 0x64: return {Zero, Operation::STZ};
case 0x9e: return {AbsoluteIndexed, Operation::STZ}; case 0x9e: return {AbsoluteIndexed, Operation::STZ};
case 0x07: return {Zero, Operation::NOP};
case 0x27: return {Zero, Operation::NOP};
case 0x47: return {Zero, Operation::NOP};
case 0x67: return {Zero, Operation::NOP};
case 0x87: return {Zero, Operation::NOP};
case 0xa7: return {Zero, Operation::NOP};
case 0xc7: return {Zero, Operation::NOP};
case 0xe7: return {Zero, Operation::NOP};
case 0x89: return {Immediate, Operation::BITNoNV}; case 0x89: return {Immediate, Operation::BITNoNV};
case 0x0b: return {Implied, Operation::FastNOP}; case 0x0b: return {Implied, Operation::FastNOP};
@@ -487,6 +496,15 @@ struct Decoder<model, std::enable_if_t<model == Model::Synertek65C02>> {
case 0x0c: return {Absolute, Operation::TSB}; case 0x0c: return {Absolute, Operation::TSB};
case 0x0f: return {Absolute, Operation::NOP};
case 0x2f: return {Absolute, Operation::NOP};
case 0x4f: return {Absolute, Operation::NOP};
case 0x6f: return {Absolute, Operation::NOP};
case 0x8f: return {Absolute, Operation::NOP};
case 0xaf: return {Absolute, Operation::NOP};
case 0xcf: return {Absolute, Operation::NOP};
case 0xef: return {Absolute, Operation::NOP};
case 0x12: return {Immediate, Operation::NOP}; case 0x12: return {Immediate, Operation::NOP};
case 0x32: return {Immediate, Operation::NOP}; case 0x32: return {Immediate, Operation::NOP};
case 0x52: return {Immediate, Operation::NOP}; case 0x52: return {Immediate, Operation::NOP};
@@ -504,6 +522,15 @@ struct Decoder<model, std::enable_if_t<model == Model::Synertek65C02>> {
case 0x34: return {ZeroIndexed, Operation::BIT}; case 0x34: return {ZeroIndexed, Operation::BIT};
case 0x74: return {ZeroIndexed, Operation::STZ}; case 0x74: return {ZeroIndexed, Operation::STZ};
case 0x17: return {ZeroIndexed, Operation::NOP};
case 0x37: return {ZeroIndexed, Operation::NOP};
case 0x57: return {ZeroIndexed, Operation::NOP};
case 0x77: return {ZeroIndexed, Operation::NOP};
case 0x97: return {ZeroIndexed, Operation::NOP};
case 0xb7: return {ZeroIndexed, Operation::NOP};
case 0xd7: return {ZeroIndexed, Operation::NOP};
case 0xf7: return {ZeroIndexed, Operation::NOP};
case 0x1a: return {Implied, Operation::INA}; case 0x1a: return {Implied, Operation::INA};
case 0x3a: return {Implied, Operation::DEA}; case 0x3a: return {Implied, Operation::DEA};
case 0x5a: return {Push, Operation::STY}; case 0x5a: return {Push, Operation::STY};
@@ -523,6 +550,15 @@ struct Decoder<model, std::enable_if_t<model == Model::Synertek65C02>> {
case 0x1c: return {Absolute, Operation::TRB}; case 0x1c: return {Absolute, Operation::TRB};
case 0x3c: return {AbsoluteIndexed, Operation::BIT}; case 0x3c: return {AbsoluteIndexed, Operation::BIT};
case 0x9c: return {Absolute, Operation::STZ}; case 0x9c: return {Absolute, Operation::STZ};
case 0x1f: return {AbsoluteIndexed, Operation::NOP};
case 0x3f: return {AbsoluteIndexed, Operation::NOP};
case 0x5f: return {AbsoluteIndexed, Operation::NOP};
case 0x7f: return {AbsoluteIndexed, Operation::NOP};
case 0x9f: return {AbsoluteIndexed, Operation::NOP};
case 0xbf: return {AbsoluteIndexed, Operation::NOP};
case 0xdf: return {AbsoluteIndexed, Operation::NOP};
case 0xff: return {AbsoluteIndexed, Operation::NOP};
} }
} }
}; };