6502/CLK
1
0
Fork 0
mirror of https://github.com/TomHarte/CLK.git synced 2025-11-02 18:16:08 +00:00
Code Issues Projects Releases Wiki Activity

Elide ADC logic.

Browse Source
This commit is contained in:
Thomas Harte
2025-10-23 19:54:07 -04:00
parent 8b6d763442
commit 24e060abee
1 changed files with 3 additions and 4 deletions
Download Patch File Download Diff File Expand all files Collapse all files

7
Processors/6502Mk2/Perform.hpp
View File

@@ -33,16 +33,15 @@ void anc(RegistersT &registers, const uint8_t operand) {
template <Model model, typename RegistersT>
void adc(RegistersT &registers, const uint8_t operand) {
uint8_t result = registers.a + operand + registers.flags.carry;
registers.flags.carry = result < registers.a + registers.flags.carry;
if(!has_decimal_mode(model) || !registers.flags.decimal) {
const uint8_t result = registers.a + operand + registers.flags.carry;
registers.flags.carry = result < registers.a + registers.flags.carry;
registers.flags.set_v(result, registers.a, operand);
registers.flags.set_nz(registers.a = result);
return;
}
uint8_t result = registers.a + operand + registers.flags.carry;
registers.flags.carry = Numeric::carried_out<Numeric::Operation::Add, 7>(registers.a, operand, result);
if constexpr (!is_65c02(model)) {
registers.flags.zero_result = result;
}