6502/CLK
1
0
Fork 0
mirror of https://github.com/TomHarte/CLK.git synced 2025-11-04 00:16:26 +00:00
Code Issues Projects Releases Wiki Activity

Implement JSR.

Browse Source
This commit is contained in:
Thomas Harte
2025-10-22 17:37:01 -04:00
parent 02e74ca1f4
commit 2d114b6677
1 changed files with 16 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

16
Processors/6502Mk2/Implementation/6502.hpp
View File

@@ -579,7 +579,23 @@ void Processor<model, Traits>::run_for(const Cycles cycles) {
); );
goto jammed; goto jammed;
// MARK: - Flow control (other than BRK).
case access_program(JSR):
++registers.pc.full;
access(BusOperation::Read, Stack(registers.s), throwaway);
access(BusOperation::Write, Stack(registers.dec_s()), registers.pc.halves.high);
access(BusOperation::Write, Stack(registers.dec_s()), registers.pc.halves.low);
check_interrupt();
access(BusOperation::Read, Literal(registers.pc.full), registers.pc.halves.high);
registers.pc.halves.low = Storage::operand_;
goto fetch_decode;
// MARK: - NMI/IRQ/Reset, and BRK. // MARK: - NMI/IRQ/Reset, and BRK.
case access_program(BRK): case access_program(BRK):
++registers.pc.full; ++registers.pc.full;
access(BusOperation::Write, Stack(registers.dec_s()), registers.pc.halves.high); access(BusOperation::Write, Stack(registers.dec_s()), registers.pc.halves.high);