6502/CLK
1
0
Fork 0
mirror of https://github.com/TomHarte/CLK.git synced 2025-11-29 17:17:49 +00:00
Code Issues Projects Releases Wiki Activity

Adjust conversion bits in status.

Browse Source
This commit is contained in:
Thomas Harte
2025-09-20 19:52:47 -04:00
parent 8fd62aa525
commit 3af85da6e0
1 changed files with 2 additions and 2 deletions
Download Patch File Download Diff File Expand all files Collapse all files

4
Components/uPD7002/uPD7002.cpp
View File

@@ -64,8 +64,8 @@ uint8_t uPD7002::read(const uint16_t address) {
uint8_t uPD7002::status() const {
return
channel_ |
(high_precision_ ? 8 : 0) |
((result_ >> 10) & 0x30) |
(high_precision_ ? 0x08 : 0) |
((result_ >> 14) & 0x30) |
(conversion_time_remaining_ > HalfCycles(0) ? 0x00 : 0x40) |
(interrupt_ ? 0x00 : 0x80);
}