6502/CLK
1
0
Fork 0
mirror of https://github.com/TomHarte/CLK.git synced 2025-08-07 23:25:00 +00:00
Code Issues Projects Releases Wiki Activity

Do something for SMSW.

Browse Source
This commit is contained in:
Thomas Harte
2025-03-16 22:05:14 -04:00
parent 15da707324
commit 3d19d0816b
3 changed files with 69 additions and 45 deletions
Download Patch File Download Diff File Expand all files Collapse all files

8
InstructionSets/x86/Implementation/LoadStore.hpp
View File

@@ -77,4 +77,12 @@ void mov(
destination = source; destination = source;
} }
template <typename ContextT>
void smsw(
write_t<uint16_t> destination,
ContextT &context
) {
destination = context.registers.msw();
}
} }

7
InstructionSets/x86/Implementation/PerformImplementation.hpp
View File

@@ -282,6 +282,13 @@ template <
context.segments.did_update(instruction.destination().source()); context.segments.did_update(instruction.destination().source());
} }
break; break;
case Operation::SMSW:
if constexpr (ContextT::model >= Model::i80286 && std::is_same_v<IntT, uint16_t>) {
Primitive::smsw(destination_w(), context);
} else {
assert(false);
}
break;
case Operation::JO: jcc(context.flags.template condition<Condition::Overflow>()); return; case Operation::JO: jcc(context.flags.template condition<Condition::Overflow>()); return;
case Operation::JNO: jcc(!context.flags.template condition<Condition::Overflow>()); return; case Operation::JNO: jcc(!context.flags.template condition<Condition::Overflow>()); return;

99
Machines/PCCompatible/Registers.hpp
View File

@@ -18,68 +18,77 @@ struct Registers;
template <> template <>
struct Registers<InstructionSet::x86::Model::i8086> { struct Registers<InstructionSet::x86::Model::i8086> {
public: public:
static constexpr bool is_32bit = false; static constexpr bool is_32bit = false;
uint8_t &al() { return ax_.halves.low; } uint8_t &al() { return ax_.halves.low; }
uint8_t &ah() { return ax_.halves.high; } uint8_t &ah() { return ax_.halves.high; }
uint16_t &ax() { return ax_.full; } uint16_t &ax() { return ax_.full; }
CPU::RegisterPair16 &axp() { return ax_; } CPU::RegisterPair16 &axp() { return ax_; }
uint8_t &cl() { return cx_.halves.low; } uint8_t &cl() { return cx_.halves.low; }
uint8_t &ch() { return cx_.halves.high; } uint8_t &ch() { return cx_.halves.high; }
uint16_t &cx() { return cx_.full; } uint16_t &cx() { return cx_.full; }
uint8_t &dl() { return dx_.halves.low; } uint8_t &dl() { return dx_.halves.low; }
uint8_t &dh() { return dx_.halves.high; } uint8_t &dh() { return dx_.halves.high; }
uint16_t &dx() { return dx_.full; } uint16_t &dx() { return dx_.full; }
uint8_t &bl() { return bx_.halves.low; } uint8_t &bl() { return bx_.halves.low; }
uint8_t &bh() { return bx_.halves.high; } uint8_t &bh() { return bx_.halves.high; }
uint16_t &bx() { return bx_.full; } uint16_t &bx() { return bx_.full; }
uint16_t &sp() { return sp_; } uint16_t &sp() { return sp_; }
uint16_t &bp() { return bp_; } uint16_t &bp() { return bp_; }
uint16_t &si() { return si_; } uint16_t &si() { return si_; }
uint16_t &di() { return di_; } uint16_t &di() { return di_; }
uint16_t &ip() { return ip_; } uint16_t &ip() { return ip_; }
uint16_t &es() { return es_; } uint16_t &es() { return es_; }
uint16_t &cs() { return cs_; } uint16_t &cs() { return cs_; }
uint16_t &ds() { return ds_; } uint16_t &ds() { return ds_; }
uint16_t &ss() { return ss_; } uint16_t &ss() { return ss_; }
uint16_t es() const { return es_; } uint16_t es() const { return es_; }
uint16_t cs() const { return cs_; } uint16_t cs() const { return cs_; }
uint16_t ds() const { return ds_; } uint16_t ds() const { return ds_; }
uint16_t ss() const { return ss_; } uint16_t ss() const { return ss_; }
void reset() { void reset() {
cs_ = 0xffff; cs_ = 0xffff;
ip_ = 0; ip_ = 0;
} }
private: private:
CPU::RegisterPair16 ax_; CPU::RegisterPair16 ax_;
CPU::RegisterPair16 cx_; CPU::RegisterPair16 cx_;
CPU::RegisterPair16 dx_; CPU::RegisterPair16 dx_;
CPU::RegisterPair16 bx_; CPU::RegisterPair16 bx_;
uint16_t sp_; uint16_t sp_;
uint16_t bp_; uint16_t bp_;
uint16_t si_; uint16_t si_;
uint16_t di_; uint16_t di_;
uint16_t es_, cs_, ds_, ss_; uint16_t es_, cs_, ds_, ss_;
uint16_t ip_; uint16_t ip_;
}; };
template <> template <>
struct Registers<InstructionSet::x86::Model::i80186>: public Registers<InstructionSet::x86::Model::i8086> { struct Registers<InstructionSet::x86::Model::i80186>: public Registers<InstructionSet::x86::Model::i8086> {};
};
template <> template <>
struct Registers<InstructionSet::x86::Model::i80286>: public Registers<InstructionSet::x86::Model::i80186> { struct Registers<InstructionSet::x86::Model::i80286>: public Registers<InstructionSet::x86::Model::i80186> {
public:
void reset() {
Registers<InstructionSet::x86::Model::i80186>::reset();
machine_status_ = 0;
}
uint16_t msw() const { return machine_status_; }
private:
uint16_t machine_status_;
}; };
} }