6502/CLK
1
0
Fork 0
mirror of https://github.com/TomHarte/CLK.git synced 2025-11-02 18:16:08 +00:00
Code Issues Projects Releases Wiki Activity

To simplify debugging, add non-constructing path.

Browse Source 
This won't have any effect on generated code.
This commit is contained in:
Thomas Harte
2025-10-27 12:41:17 -04:00
parent 12d912b627
commit 3dd07b6ac1
1 changed files with 12 additions and 11 deletions
Download Patch File Download Diff File Expand all files Collapse all files

23
Processors/6502Mk2/Implementation/6502.hpp
View File

@@ -57,9 +57,13 @@ void Processor<model, Traits>::run_for(const Cycles cycles) {
} \
\
if constexpr (is_read(type)) { \
Data::Writeable target; \
Storage::cycles_ -= Storage::bus_handler_.template perform<type>(addr, target); \
Data::WriteableReader::assign(value, target); \
if constexpr (std::is_same_v<decltype(value), Data::Writeable>) { \
Storage::cycles_ -= Storage::bus_handler_.template perform<type>(addr, value); \
} else { \
Data::Writeable target; \
Storage::cycles_ -= Storage::bus_handler_.template perform<type>(addr, target); \
Data::WriteableReader::assign(value, target); \
} \
} else { \
Storage::cycles_ -= Storage::bus_handler_.template perform<type>(addr, value); \
} \
@@ -70,7 +74,7 @@ void Processor<model, Traits>::run_for(const Cycles cycles) {
using ResumePoint = Storage::ResumePoint;
using InterruptRequest = Storage::Inputs::InterruptRequest;
auto &registers = Storage::registers_;
uint8_t throwaway = 0;
Data::Writeable throwaway;
const auto index = [&] {
return Storage::decoded_.index == Index::X ? registers.x : registers.y;
@@ -542,13 +546,10 @@ void Processor<model, Traits>::run_for(const Cycles cycles) {
if(Storage::cycles_ <= Cycles(0)) {
return;
}
{
Data::Writeable empty;
Storage::cycles_ -= Storage::bus_handler_.template perform<BusOperation::Read>(
Vector(0xff),
empty
);
}
Storage::cycles_ -= Storage::bus_handler_.template perform<BusOperation::Read>(
Vector(0xff),
throwaway
);
goto jammed;
// MARK: - Flow control (other than BRK).