mirror of
https://github.com/TomHarte/CLK.git
synced 2024-09-08 03:54:27 +00:00
Merge pull request #236 from TomHarte/CPUSeparation
Further cements CPU file separation.
This commit is contained in:
commit
40d11ea0e3
@ -90,6 +90,9 @@
|
|||||||
4B79E4461E3AF38600141F11 /* floppy525.png in Resources */ = {isa = PBXBuildFile; fileRef = 4B79E4431E3AF38600141F11 /* floppy525.png */; };
|
4B79E4461E3AF38600141F11 /* floppy525.png in Resources */ = {isa = PBXBuildFile; fileRef = 4B79E4431E3AF38600141F11 /* floppy525.png */; };
|
||||||
4B7BC7F51F58F27800D1B1B4 /* 6502AllRAM.cpp in Sources */ = {isa = PBXBuildFile; fileRef = 4B6A4C911F58F09E00E3F787 /* 6502AllRAM.cpp */; };
|
4B7BC7F51F58F27800D1B1B4 /* 6502AllRAM.cpp in Sources */ = {isa = PBXBuildFile; fileRef = 4B6A4C911F58F09E00E3F787 /* 6502AllRAM.cpp */; };
|
||||||
4B7BC7F61F58F7D200D1B1B4 /* 6502Base.cpp in Sources */ = {isa = PBXBuildFile; fileRef = 4B6A4C951F58F09E00E3F787 /* 6502Base.cpp */; };
|
4B7BC7F61F58F7D200D1B1B4 /* 6502Base.cpp in Sources */ = {isa = PBXBuildFile; fileRef = 4B6A4C951F58F09E00E3F787 /* 6502Base.cpp */; };
|
||||||
|
4B8334821F5D9FF70097E338 /* PartialMachineCycle.cpp in Sources */ = {isa = PBXBuildFile; fileRef = 4B8334811F5D9FF70097E338 /* PartialMachineCycle.cpp */; };
|
||||||
|
4B8334841F5DA0360097E338 /* Z80Storage.cpp in Sources */ = {isa = PBXBuildFile; fileRef = 4B8334831F5DA0360097E338 /* Z80Storage.cpp */; };
|
||||||
|
4B8334861F5DA3780097E338 /* 6502Storage.cpp in Sources */ = {isa = PBXBuildFile; fileRef = 4B8334851F5DA3780097E338 /* 6502Storage.cpp */; };
|
||||||
4B8378DC1F336631005CA9E4 /* CharacterMapper.cpp in Sources */ = {isa = PBXBuildFile; fileRef = 4B8378DA1F336631005CA9E4 /* CharacterMapper.cpp */; };
|
4B8378DC1F336631005CA9E4 /* CharacterMapper.cpp in Sources */ = {isa = PBXBuildFile; fileRef = 4B8378DA1F336631005CA9E4 /* CharacterMapper.cpp */; };
|
||||||
4B8378DF1F33675F005CA9E4 /* CharacterMapper.cpp in Sources */ = {isa = PBXBuildFile; fileRef = 4B8378DD1F33675F005CA9E4 /* CharacterMapper.cpp */; };
|
4B8378DF1F33675F005CA9E4 /* CharacterMapper.cpp in Sources */ = {isa = PBXBuildFile; fileRef = 4B8378DD1F33675F005CA9E4 /* CharacterMapper.cpp */; };
|
||||||
4B8378E21F336920005CA9E4 /* CharacterMapper.cpp in Sources */ = {isa = PBXBuildFile; fileRef = 4B8378E01F336920005CA9E4 /* CharacterMapper.cpp */; };
|
4B8378E21F336920005CA9E4 /* CharacterMapper.cpp in Sources */ = {isa = PBXBuildFile; fileRef = 4B8378E01F336920005CA9E4 /* CharacterMapper.cpp */; };
|
||||||
@ -625,6 +628,9 @@
|
|||||||
4B79E4411E3AF38600141F11 /* cassette.png */ = {isa = PBXFileReference; lastKnownFileType = image.png; path = cassette.png; sourceTree = "<group>"; };
|
4B79E4411E3AF38600141F11 /* cassette.png */ = {isa = PBXFileReference; lastKnownFileType = image.png; path = cassette.png; sourceTree = "<group>"; };
|
||||||
4B79E4421E3AF38600141F11 /* floppy35.png */ = {isa = PBXFileReference; lastKnownFileType = image.png; path = floppy35.png; sourceTree = "<group>"; };
|
4B79E4421E3AF38600141F11 /* floppy35.png */ = {isa = PBXFileReference; lastKnownFileType = image.png; path = floppy35.png; sourceTree = "<group>"; };
|
||||||
4B79E4431E3AF38600141F11 /* floppy525.png */ = {isa = PBXFileReference; lastKnownFileType = image.png; path = floppy525.png; sourceTree = "<group>"; };
|
4B79E4431E3AF38600141F11 /* floppy525.png */ = {isa = PBXFileReference; lastKnownFileType = image.png; path = floppy525.png; sourceTree = "<group>"; };
|
||||||
|
4B8334811F5D9FF70097E338 /* PartialMachineCycle.cpp */ = {isa = PBXFileReference; fileEncoding = 4; lastKnownFileType = sourcecode.cpp.cpp; path = PartialMachineCycle.cpp; sourceTree = "<group>"; };
|
||||||
|
4B8334831F5DA0360097E338 /* Z80Storage.cpp */ = {isa = PBXFileReference; fileEncoding = 4; lastKnownFileType = sourcecode.cpp.cpp; path = Z80Storage.cpp; sourceTree = "<group>"; };
|
||||||
|
4B8334851F5DA3780097E338 /* 6502Storage.cpp */ = {isa = PBXFileReference; fileEncoding = 4; lastKnownFileType = sourcecode.cpp.cpp; path = 6502Storage.cpp; sourceTree = "<group>"; };
|
||||||
4B8378DA1F336631005CA9E4 /* CharacterMapper.cpp */ = {isa = PBXFileReference; fileEncoding = 4; lastKnownFileType = sourcecode.cpp.cpp; name = CharacterMapper.cpp; path = Electron/CharacterMapper.cpp; sourceTree = "<group>"; };
|
4B8378DA1F336631005CA9E4 /* CharacterMapper.cpp */ = {isa = PBXFileReference; fileEncoding = 4; lastKnownFileType = sourcecode.cpp.cpp; name = CharacterMapper.cpp; path = Electron/CharacterMapper.cpp; sourceTree = "<group>"; };
|
||||||
4B8378DB1F336631005CA9E4 /* CharacterMapper.hpp */ = {isa = PBXFileReference; fileEncoding = 4; lastKnownFileType = sourcecode.cpp.h; name = CharacterMapper.hpp; path = Electron/CharacterMapper.hpp; sourceTree = "<group>"; };
|
4B8378DB1F336631005CA9E4 /* CharacterMapper.hpp */ = {isa = PBXFileReference; fileEncoding = 4; lastKnownFileType = sourcecode.cpp.h; name = CharacterMapper.hpp; path = Electron/CharacterMapper.hpp; sourceTree = "<group>"; };
|
||||||
4B8378DD1F33675F005CA9E4 /* CharacterMapper.cpp */ = {isa = PBXFileReference; fileEncoding = 4; lastKnownFileType = sourcecode.cpp.cpp; name = CharacterMapper.cpp; path = ZX8081/CharacterMapper.cpp; sourceTree = "<group>"; };
|
4B8378DD1F33675F005CA9E4 /* CharacterMapper.cpp */ = {isa = PBXFileReference; fileEncoding = 4; lastKnownFileType = sourcecode.cpp.cpp; name = CharacterMapper.cpp; path = ZX8081/CharacterMapper.cpp; sourceTree = "<group>"; };
|
||||||
@ -1303,7 +1309,9 @@
|
|||||||
4B322DFF1F5A2981004EB04C /* Implementation */ = {
|
4B322DFF1F5A2981004EB04C /* Implementation */ = {
|
||||||
isa = PBXGroup;
|
isa = PBXGroup;
|
||||||
children = (
|
children = (
|
||||||
|
4B8334811F5D9FF70097E338 /* PartialMachineCycle.cpp */,
|
||||||
4B322E031F5A2E3C004EB04C /* Z80Base.cpp */,
|
4B322E031F5A2E3C004EB04C /* Z80Base.cpp */,
|
||||||
|
4B8334831F5DA0360097E338 /* Z80Storage.cpp */,
|
||||||
4B322E051F5A30F5004EB04C /* Z80Implementation.hpp */,
|
4B322E051F5A30F5004EB04C /* Z80Implementation.hpp */,
|
||||||
4B322E021F5A29D5004EB04C /* Z80Storage.hpp */,
|
4B322E021F5A29D5004EB04C /* Z80Storage.hpp */,
|
||||||
);
|
);
|
||||||
@ -1543,6 +1551,7 @@
|
|||||||
isa = PBXGroup;
|
isa = PBXGroup;
|
||||||
children = (
|
children = (
|
||||||
4B6A4C951F58F09E00E3F787 /* 6502Base.cpp */,
|
4B6A4C951F58F09E00E3F787 /* 6502Base.cpp */,
|
||||||
|
4B8334851F5DA3780097E338 /* 6502Storage.cpp */,
|
||||||
4B322DF31F5A26BF004EB04C /* 6502Implementation.hpp */,
|
4B322DF31F5A26BF004EB04C /* 6502Implementation.hpp */,
|
||||||
4B322DF41F5A2714004EB04C /* 6502Storage.hpp */,
|
4B322DF41F5A2714004EB04C /* 6502Storage.hpp */,
|
||||||
);
|
);
|
||||||
@ -2805,6 +2814,7 @@
|
|||||||
4BC5E4921D7ED365008CF980 /* StaticAnalyser.cpp in Sources */,
|
4BC5E4921D7ED365008CF980 /* StaticAnalyser.cpp in Sources */,
|
||||||
4BC830D11D6E7C690000A26F /* Tape.cpp in Sources */,
|
4BC830D11D6E7C690000A26F /* Tape.cpp in Sources */,
|
||||||
4B69FB441C4D941400B5F0AA /* TapeUEF.cpp in Sources */,
|
4B69FB441C4D941400B5F0AA /* TapeUEF.cpp in Sources */,
|
||||||
|
4B8334841F5DA0360097E338 /* Z80Storage.cpp in Sources */,
|
||||||
4BA61EB01D91515900B3C876 /* NSData+StdVector.mm in Sources */,
|
4BA61EB01D91515900B3C876 /* NSData+StdVector.mm in Sources */,
|
||||||
4B3F1B461E0388D200DB26EE /* PCMPatchedTrack.cpp in Sources */,
|
4B3F1B461E0388D200DB26EE /* PCMPatchedTrack.cpp in Sources */,
|
||||||
4B4DC8211D2C2425003C5BF8 /* Vic20.cpp in Sources */,
|
4B4DC8211D2C2425003C5BF8 /* Vic20.cpp in Sources */,
|
||||||
@ -2864,6 +2874,7 @@
|
|||||||
4B8805FB1DCFF807003085B1 /* Oric.cpp in Sources */,
|
4B8805FB1DCFF807003085B1 /* Oric.cpp in Sources */,
|
||||||
4B5FADC01DE3BF2B00AEC565 /* Microdisc.cpp in Sources */,
|
4B5FADC01DE3BF2B00AEC565 /* Microdisc.cpp in Sources */,
|
||||||
4BEE0A701D72496600532C7B /* PRG.cpp in Sources */,
|
4BEE0A701D72496600532C7B /* PRG.cpp in Sources */,
|
||||||
|
4B8334861F5DA3780097E338 /* 6502Storage.cpp in Sources */,
|
||||||
4B8FE2271DA1DE2D0090D3CE /* NSBundle+DataResource.m in Sources */,
|
4B8FE2271DA1DE2D0090D3CE /* NSBundle+DataResource.m in Sources */,
|
||||||
4B2A53A01D117D36003C6002 /* CSMachine.mm in Sources */,
|
4B2A53A01D117D36003C6002 /* CSMachine.mm in Sources */,
|
||||||
4B14978F1EE4B4D200CE2596 /* CSZX8081.mm in Sources */,
|
4B14978F1EE4B4D200CE2596 /* CSZX8081.mm in Sources */,
|
||||||
@ -2871,6 +2882,7 @@
|
|||||||
4BCF1FAB1DADD41B0039D2E7 /* StaticAnalyser.cpp in Sources */,
|
4BCF1FAB1DADD41B0039D2E7 /* StaticAnalyser.cpp in Sources */,
|
||||||
4B2A539F1D117D36003C6002 /* CSAudioQueue.m in Sources */,
|
4B2A539F1D117D36003C6002 /* CSAudioQueue.m in Sources */,
|
||||||
4B37EE821D7345A6006A09A4 /* BinaryDump.cpp in Sources */,
|
4B37EE821D7345A6006A09A4 /* BinaryDump.cpp in Sources */,
|
||||||
|
4B8334821F5D9FF70097E338 /* PartialMachineCycle.cpp in Sources */,
|
||||||
4BB73EA21B587A5100552FC2 /* AppDelegate.swift in Sources */,
|
4BB73EA21B587A5100552FC2 /* AppDelegate.swift in Sources */,
|
||||||
4BFB9FAE1F467D3A00960122 /* HFE.cpp in Sources */,
|
4BFB9FAE1F467D3A00960122 /* HFE.cpp in Sources */,
|
||||||
);
|
);
|
||||||
|
@ -12,240 +12,6 @@ using namespace CPU::MOS6502;
|
|||||||
|
|
||||||
const uint8_t CPU::MOS6502::JamOpcode = 0xf2;
|
const uint8_t CPU::MOS6502::JamOpcode = 0xf2;
|
||||||
|
|
||||||
#define Program(...) {__VA_ARGS__, OperationMoveToNextProgram}
|
|
||||||
|
|
||||||
#define Absolute CycleLoadAddressAbsolute
|
|
||||||
#define AbsoluteXr CycleLoadAddressAbsolute, CycleAddXToAddressLow, OperationCorrectAddressHigh
|
|
||||||
#define AbsoluteYr CycleLoadAddressAbsolute, CycleAddYToAddressLow, OperationCorrectAddressHigh
|
|
||||||
#define AbsoluteX CycleLoadAddressAbsolute, CycleAddXToAddressLowRead, OperationCorrectAddressHigh
|
|
||||||
#define AbsoluteY CycleLoadAddressAbsolute, CycleAddYToAddressLowRead, OperationCorrectAddressHigh
|
|
||||||
#define Zero OperationLoadAddressZeroPage
|
|
||||||
#define ZeroX CycleLoadAddessZeroX
|
|
||||||
#define ZeroY CycleLoadAddessZeroY
|
|
||||||
#define IndexedIndirect CycleIncrementPCFetchAddressLowFromOperand, CycleAddXToOperandFetchAddressLow, CycleIncrementOperandFetchAddressHigh
|
|
||||||
#define IndirectIndexedr CycleIncrementPCFetchAddressLowFromOperand, CycleIncrementOperandFetchAddressHigh, CycleAddYToAddressLow, OperationCorrectAddressHigh
|
|
||||||
#define IndirectIndexed CycleIncrementPCFetchAddressLowFromOperand, CycleIncrementOperandFetchAddressHigh, CycleAddYToAddressLowRead, OperationCorrectAddressHigh
|
|
||||||
|
|
||||||
#define Read(...) CycleFetchOperandFromAddress, __VA_ARGS__
|
|
||||||
#define Write(...) __VA_ARGS__, CycleWriteOperandToAddress
|
|
||||||
#define ReadModifyWrite(...) CycleFetchOperandFromAddress, CycleWriteOperandToAddress, __VA_ARGS__, CycleWriteOperandToAddress
|
|
||||||
|
|
||||||
#define AbsoluteRead(op) Program(Absolute, Read(op))
|
|
||||||
#define AbsoluteXRead(op) Program(AbsoluteXr, Read(op))
|
|
||||||
#define AbsoluteYRead(op) Program(AbsoluteYr, Read(op))
|
|
||||||
#define ZeroRead(...) Program(Zero, Read(__VA_ARGS__))
|
|
||||||
#define ZeroXRead(op) Program(ZeroX, Read(op))
|
|
||||||
#define ZeroYRead(op) Program(ZeroY, Read(op))
|
|
||||||
#define IndexedIndirectRead(op) Program(IndexedIndirect, Read(op))
|
|
||||||
#define IndirectIndexedRead(op) Program(IndirectIndexedr, Read(op))
|
|
||||||
|
|
||||||
#define AbsoluteWrite(op) Program(Absolute, Write(op))
|
|
||||||
#define AbsoluteXWrite(op) Program(AbsoluteX, Write(op))
|
|
||||||
#define AbsoluteYWrite(op) Program(AbsoluteY, Write(op))
|
|
||||||
#define ZeroWrite(op) Program(Zero, Write(op))
|
|
||||||
#define ZeroXWrite(op) Program(ZeroX, Write(op))
|
|
||||||
#define ZeroYWrite(op) Program(ZeroY, Write(op))
|
|
||||||
#define IndexedIndirectWrite(op) Program(IndexedIndirect, Write(op))
|
|
||||||
#define IndirectIndexedWrite(op) Program(IndirectIndexed, Write(op))
|
|
||||||
|
|
||||||
#define AbsoluteReadModifyWrite(...) Program(Absolute, ReadModifyWrite(__VA_ARGS__))
|
|
||||||
#define AbsoluteXReadModifyWrite(...) Program(AbsoluteX, ReadModifyWrite(__VA_ARGS__))
|
|
||||||
#define AbsoluteYReadModifyWrite(...) Program(AbsoluteY, ReadModifyWrite(__VA_ARGS__))
|
|
||||||
#define ZeroReadModifyWrite(...) Program(Zero, ReadModifyWrite(__VA_ARGS__))
|
|
||||||
#define ZeroXReadModifyWrite(...) Program(ZeroX, ReadModifyWrite(__VA_ARGS__))
|
|
||||||
#define ZeroYReadModifyWrite(...) Program(ZeroY, ReadModifyWrite(__VA_ARGS__))
|
|
||||||
#define IndexedIndirectReadModifyWrite(...) Program(IndexedIndirect, ReadModifyWrite(__VA_ARGS__))
|
|
||||||
#define IndirectIndexedReadModifyWrite(...) Program(IndirectIndexed, ReadModifyWrite(__VA_ARGS__))
|
|
||||||
|
|
||||||
#define Immediate(op) Program(OperationIncrementPC, op)
|
|
||||||
#define Implied(op) Program(OperationCopyOperandFromA, op, OperationCopyOperandToA)
|
|
||||||
|
|
||||||
#define ZeroNop() Program(Zero, CycleFetchOperandFromAddress)
|
|
||||||
#define ZeroXNop() Program(ZeroX, CycleFetchOperandFromAddress)
|
|
||||||
#define AbsoluteNop() Program(Absolute)
|
|
||||||
#define AbsoluteXNop() Program(AbsoluteX)
|
|
||||||
#define ImpliedNop() {OperationMoveToNextProgram}
|
|
||||||
#define ImmediateNop() Program(OperationIncrementPC)
|
|
||||||
|
|
||||||
#define JAM {CycleFetchOperand, CycleScheduleJam}
|
|
||||||
|
|
||||||
const ProcessorStorage::MicroOp ProcessorStorage::operations[256][10] = {
|
|
||||||
/* 0x00 BRK */ Program(CycleIncPCPushPCH, CyclePushPCL, OperationBRKPickVector, OperationSetOperandFromFlagsWithBRKSet, CyclePushOperand, OperationSetI, CycleReadVectorLow, CycleReadVectorHigh),
|
|
||||||
/* 0x01 ORA x, ind */ IndexedIndirectRead(OperationORA),
|
|
||||||
/* 0x02 JAM */ JAM, /* 0x03 ASO x, ind */ IndexedIndirectReadModifyWrite(OperationASO),
|
|
||||||
/* 0x04 NOP zpg */ ZeroNop(), /* 0x05 ORA zpg */ ZeroRead(OperationORA),
|
|
||||||
/* 0x06 ASL zpg */ ZeroReadModifyWrite(OperationASL), /* 0x07 ASO zpg */ ZeroReadModifyWrite(OperationASO),
|
|
||||||
/* 0x08 PHP */ Program(OperationSetOperandFromFlagsWithBRKSet, CyclePushOperand),
|
|
||||||
/* 0x09 ORA # */ Immediate(OperationORA),
|
|
||||||
/* 0x0a ASL A */ Implied(OperationASL), /* 0x0b ANC # */ Immediate(OperationANC),
|
|
||||||
/* 0x0c NOP abs */ AbsoluteNop(), /* 0x0d ORA abs */ AbsoluteRead(OperationORA),
|
|
||||||
/* 0x0e ASL abs */ AbsoluteReadModifyWrite(OperationASL), /* 0x0f ASO abs */ AbsoluteReadModifyWrite(OperationASO),
|
|
||||||
/* 0x10 BPL */ Program(OperationBPL), /* 0x11 ORA ind, y */ IndirectIndexedRead(OperationORA),
|
|
||||||
/* 0x12 JAM */ JAM, /* 0x13 ASO ind, y */ IndirectIndexedReadModifyWrite(OperationASO),
|
|
||||||
/* 0x14 NOP zpg, x */ ZeroXNop(), /* 0x15 ORA zpg, x */ ZeroXRead(OperationORA),
|
|
||||||
/* 0x16 ASL zpg, x */ ZeroXReadModifyWrite(OperationASL), /* 0x17 ASO zpg, x */ ZeroXReadModifyWrite(OperationASO),
|
|
||||||
/* 0x18 CLC */ Program(OperationCLC), /* 0x19 ORA abs, y */ AbsoluteYRead(OperationORA),
|
|
||||||
/* 0x1a NOP # */ ImpliedNop(), /* 0x1b ASO abs, y */ AbsoluteYReadModifyWrite(OperationASO),
|
|
||||||
/* 0x1c NOP abs, x */ AbsoluteXNop(), /* 0x1d ORA abs, x */ AbsoluteXRead(OperationORA),
|
|
||||||
/* 0x1e ASL abs, x */ AbsoluteXReadModifyWrite(OperationASL), /* 0x1f ASO abs, x */ AbsoluteXReadModifyWrite(OperationASO),
|
|
||||||
/* 0x20 JSR abs */ Program(CycleIncrementPCAndReadStack, CyclePushPCH, CyclePushPCL, CycleReadPCHLoadPCL),
|
|
||||||
/* 0x21 AND x, ind */ IndexedIndirectRead(OperationAND),
|
|
||||||
/* 0x22 JAM */ JAM, /* 0x23 RLA x, ind */ IndexedIndirectReadModifyWrite(OperationRLA),
|
|
||||||
/* 0x24 BIT zpg */ ZeroRead(OperationBIT), /* 0x25 AND zpg */ ZeroRead(OperationAND),
|
|
||||||
/* 0x26 ROL zpg */ ZeroReadModifyWrite(OperationROL), /* 0x27 RLA zpg */ ZeroReadModifyWrite(OperationRLA),
|
|
||||||
/* 0x28 PLP */ Program(CycleReadFromS, CyclePullOperand, OperationSetFlagsFromOperand),
|
|
||||||
/* 0x29 AND A # */ Immediate(OperationAND),
|
|
||||||
/* 0x2a ROL A */ Implied(OperationROL), /* 0x2b ANC # */ Immediate(OperationANC),
|
|
||||||
/* 0x2c BIT abs */ AbsoluteRead(OperationBIT), /* 0x2d AND abs */ AbsoluteRead(OperationAND),
|
|
||||||
/* 0x2e ROL abs */ AbsoluteReadModifyWrite(OperationROL), /* 0x2f RLA abs */ AbsoluteReadModifyWrite(OperationRLA),
|
|
||||||
/* 0x30 BMI */ Program(OperationBMI), /* 0x31 AND ind, y */ IndirectIndexedRead(OperationAND),
|
|
||||||
/* 0x32 JAM */ JAM, /* 0x33 RLA ind, y */ IndirectIndexedReadModifyWrite(OperationRLA),
|
|
||||||
/* 0x34 NOP zpg, x */ ZeroXNop(), /* 0x35 AND zpg, x */ ZeroXRead(OperationAND),
|
|
||||||
/* 0x36 ROL zpg, x */ ZeroXReadModifyWrite(OperationROL), /* 0x37 RLA zpg, x */ ZeroXReadModifyWrite(OperationRLA),
|
|
||||||
/* 0x38 SEC */ Program(OperationSEC), /* 0x39 AND abs, y */ AbsoluteYRead(OperationAND),
|
|
||||||
/* 0x3a NOP # */ ImpliedNop(), /* 0x3b RLA abs, y */ AbsoluteYReadModifyWrite(OperationRLA),
|
|
||||||
/* 0x3c NOP abs, x */ AbsoluteXNop(), /* 0x3d AND abs, x */ AbsoluteXRead(OperationAND),
|
|
||||||
/* 0x3e ROL abs, x */ AbsoluteXReadModifyWrite(OperationROL), /* 0x3f RLA abs, x */ AbsoluteXReadModifyWrite(OperationRLA),
|
|
||||||
/* 0x40 RTI */ Program(CycleReadFromS, CyclePullOperand, OperationSetFlagsFromOperand, CyclePullPCL, CyclePullPCH),
|
|
||||||
/* 0x41 EOR x, ind */ IndexedIndirectRead(OperationEOR),
|
|
||||||
/* 0x42 JAM */ JAM, /* 0x43 LSE x, ind */ IndexedIndirectReadModifyWrite(OperationLSE),
|
|
||||||
/* 0x44 NOP zpg */ ZeroNop(), /* 0x45 EOR zpg */ ZeroRead(OperationEOR),
|
|
||||||
/* 0x46 LSR zpg */ ZeroReadModifyWrite(OperationLSR), /* 0x47 LSE zpg */ ZeroReadModifyWrite(OperationLSE),
|
|
||||||
/* 0x48 PHA */ Program(CyclePushA), /* 0x49 EOR # */ Immediate(OperationEOR),
|
|
||||||
/* 0x4a LSR A */ Implied(OperationLSR), /* 0x4b ASR A */ Immediate(OperationASR),
|
|
||||||
/* 0x4c JMP abs */ Program(CycleIncrementPCReadPCHLoadPCL), /* 0x4d EOR abs */ AbsoluteRead(OperationEOR),
|
|
||||||
/* 0x4e LSR abs */ AbsoluteReadModifyWrite(OperationLSR), /* 0x4f LSE abs */ AbsoluteReadModifyWrite(OperationLSE),
|
|
||||||
/* 0x50 BVC */ Program(OperationBVC), /* 0x51 EOR ind, y */ IndirectIndexedRead(OperationEOR),
|
|
||||||
/* 0x52 JAM */ JAM, /* 0x53 LSE ind, y */ IndirectIndexedReadModifyWrite(OperationLSE),
|
|
||||||
/* 0x54 NOP zpg, x */ ZeroXNop(), /* 0x55 EOR zpg, x */ ZeroXRead(OperationEOR),
|
|
||||||
/* 0x56 LSR zpg, x */ ZeroXReadModifyWrite(OperationLSR), /* 0x57 LSE zpg, x */ ZeroXReadModifyWrite(OperationLSE),
|
|
||||||
/* 0x58 CLI */ Program(OperationCLI), /* 0x59 EOR abs, y */ AbsoluteYRead(OperationEOR),
|
|
||||||
/* 0x5a NOP # */ ImpliedNop(), /* 0x5b LSE abs, y */ AbsoluteYReadModifyWrite(OperationLSE),
|
|
||||||
/* 0x5c NOP abs, x */ AbsoluteXNop(), /* 0x5d EOR abs, x */ AbsoluteXRead(OperationEOR),
|
|
||||||
/* 0x5e LSR abs, x */ AbsoluteXReadModifyWrite(OperationLSR), /* 0x5f LSE abs, x */ AbsoluteXReadModifyWrite(OperationLSE),
|
|
||||||
/* 0x60 RTS */ Program(CycleReadFromS, CyclePullPCL, CyclePullPCH, CycleReadAndIncrementPC),
|
|
||||||
/* 0x61 ADC x, ind */ IndexedIndirectRead(OperationADC),
|
|
||||||
/* 0x62 JAM */ JAM, /* 0x63 RRA x, ind */ IndexedIndirectReadModifyWrite(OperationRRA, OperationADC),
|
|
||||||
/* 0x64 NOP zpg */ ZeroNop(), /* 0x65 ADC zpg */ ZeroRead(OperationADC),
|
|
||||||
/* 0x66 ROR zpg */ ZeroReadModifyWrite(OperationROR), /* 0x67 RRA zpg */ ZeroReadModifyWrite(OperationRRA, OperationADC),
|
|
||||||
/* 0x68 PLA */ Program(CycleReadFromS, CyclePullA, OperationSetFlagsFromA), /* 0x69 ADC # */ Immediate(OperationADC),
|
|
||||||
/* 0x6a ROR A */ Implied(OperationROR), /* 0x6b ARR # */ Immediate(OperationARR),
|
|
||||||
/* 0x6c JMP (abs) */ Program(CycleReadAddressHLoadAddressL, CycleReadPCLFromAddress, CycleReadPCHFromAddress),
|
|
||||||
/* 0x6d ADC abs */ AbsoluteRead(OperationADC),
|
|
||||||
/* 0x6e ROR abs */ AbsoluteReadModifyWrite(OperationROR), /* 0x6f RRA abs */ AbsoluteReadModifyWrite(OperationRRA, OperationADC),
|
|
||||||
/* 0x70 BVS */ Program(OperationBVS), /* 0x71 ADC ind, y */ IndirectIndexedRead(OperationADC),
|
|
||||||
/* 0x72 JAM */ JAM, /* 0x73 RRA ind, y */ IndirectIndexedReadModifyWrite(OperationRRA, OperationADC),
|
|
||||||
/* 0x74 NOP zpg, x */ ZeroXNop(), /* 0x75 ADC zpg, x */ ZeroXRead(OperationADC),
|
|
||||||
/* 0x76 ROR zpg, x */ ZeroXReadModifyWrite(OperationROR), /* 0x77 RRA zpg, x */ ZeroXReadModifyWrite(OperationRRA, OperationADC),
|
|
||||||
/* 0x78 SEI */ Program(OperationSEI), /* 0x79 ADC abs, y */ AbsoluteYRead(OperationADC),
|
|
||||||
/* 0x7a NOP # */ ImpliedNop(), /* 0x7b RRA abs, y */ AbsoluteYReadModifyWrite(OperationRRA, OperationADC),
|
|
||||||
/* 0x7c NOP abs, x */ AbsoluteXNop(), /* 0x7d ADC abs, x */ AbsoluteXRead(OperationADC),
|
|
||||||
/* 0x7e ROR abs, x */ AbsoluteXReadModifyWrite(OperationROR), /* 0x7f RRA abs, x */ AbsoluteXReadModifyWrite(OperationRRA, OperationADC),
|
|
||||||
/* 0x80 NOP # */ ImmediateNop(), /* 0x81 STA x, ind */ IndexedIndirectWrite(OperationSTA),
|
|
||||||
/* 0x82 NOP # */ ImmediateNop(), /* 0x83 SAX x, ind */ IndexedIndirectWrite(OperationSAX),
|
|
||||||
/* 0x84 STY zpg */ ZeroWrite(OperationSTY), /* 0x85 STA zpg */ ZeroWrite(OperationSTA),
|
|
||||||
/* 0x86 STX zpg */ ZeroWrite(OperationSTX), /* 0x87 SAX zpg */ ZeroWrite(OperationSAX),
|
|
||||||
/* 0x88 DEY */ Program(OperationDEY), /* 0x89 NOP # */ ImmediateNop(),
|
|
||||||
/* 0x8a TXA */ Program(OperationTXA), /* 0x8b ANE # */ Immediate(OperationANE),
|
|
||||||
/* 0x8c STY abs */ AbsoluteWrite(OperationSTY), /* 0x8d STA abs */ AbsoluteWrite(OperationSTA),
|
|
||||||
/* 0x8e STX abs */ AbsoluteWrite(OperationSTX), /* 0x8f SAX abs */ AbsoluteWrite(OperationSAX),
|
|
||||||
/* 0x90 BCC */ Program(OperationBCC), /* 0x91 STA ind, y */ IndirectIndexedWrite(OperationSTA),
|
|
||||||
/* 0x92 JAM */ JAM, /* 0x93 SHA ind, y */ IndirectIndexedWrite(OperationSHA),
|
|
||||||
/* 0x94 STY zpg, x */ ZeroXWrite(OperationSTY), /* 0x95 STA zpg, x */ ZeroXWrite(OperationSTA),
|
|
||||||
/* 0x96 STX zpg, y */ ZeroYWrite(OperationSTX), /* 0x97 SAX zpg, y */ ZeroYWrite(OperationSAX),
|
|
||||||
/* 0x98 TYA */ Program(OperationTYA), /* 0x99 STA abs, y */ AbsoluteYWrite(OperationSTA),
|
|
||||||
/* 0x9a TXS */ Program(OperationTXS), /* 0x9b SHS abs, y */ AbsoluteYWrite(OperationSHS),
|
|
||||||
/* 0x9c SHY abs, x */ AbsoluteXWrite(OperationSHY), /* 0x9d STA abs, x */ AbsoluteXWrite(OperationSTA),
|
|
||||||
/* 0x9e SHX abs, y */ AbsoluteYWrite(OperationSHX), /* 0x9f SHA abs, y */ AbsoluteYWrite(OperationSHA),
|
|
||||||
/* 0xa0 LDY # */ Immediate(OperationLDY), /* 0xa1 LDA x, ind */ IndexedIndirectRead(OperationLDA),
|
|
||||||
/* 0xa2 LDX # */ Immediate(OperationLDX), /* 0xa3 LAX x, ind */ IndexedIndirectRead(OperationLAX),
|
|
||||||
/* 0xa4 LDY zpg */ ZeroRead(OperationLDY), /* 0xa5 LDA zpg */ ZeroRead(OperationLDA),
|
|
||||||
/* 0xa6 LDX zpg */ ZeroRead(OperationLDX), /* 0xa7 LAX zpg */ ZeroRead(OperationLAX),
|
|
||||||
/* 0xa8 TAY */ Program(OperationTAY), /* 0xa9 LDA # */ Immediate(OperationLDA),
|
|
||||||
/* 0xaa TAX */ Program(OperationTAX), /* 0xab LXA # */ Immediate(OperationLXA),
|
|
||||||
/* 0xac LDY abs */ AbsoluteRead(OperationLDY), /* 0xad LDA abs */ AbsoluteRead(OperationLDA),
|
|
||||||
/* 0xae LDX abs */ AbsoluteRead(OperationLDX), /* 0xaf LAX abs */ AbsoluteRead(OperationLAX),
|
|
||||||
/* 0xb0 BCS */ Program(OperationBCS), /* 0xb1 LDA ind, y */ IndirectIndexedRead(OperationLDA),
|
|
||||||
/* 0xb2 JAM */ JAM, /* 0xb3 LAX ind, y */ IndirectIndexedRead(OperationLAX),
|
|
||||||
/* 0xb4 LDY zpg, x */ ZeroXRead(OperationLDY), /* 0xb5 LDA zpg, x */ ZeroXRead(OperationLDA),
|
|
||||||
/* 0xb6 LDX zpg, y */ ZeroYRead(OperationLDX), /* 0xb7 LAX zpg, x */ ZeroYRead(OperationLAX),
|
|
||||||
/* 0xb8 CLV */ Program(OperationCLV), /* 0xb9 LDA abs, y */ AbsoluteYRead(OperationLDA),
|
|
||||||
/* 0xba TSX */ Program(OperationTSX), /* 0xbb LAS abs, y */ AbsoluteYRead(OperationLAS),
|
|
||||||
/* 0xbc LDY abs, x */ AbsoluteXRead(OperationLDY), /* 0xbd LDA abs, x */ AbsoluteXRead(OperationLDA),
|
|
||||||
/* 0xbe LDX abs, y */ AbsoluteYRead(OperationLDX), /* 0xbf LAX abs, y */ AbsoluteYRead(OperationLAX),
|
|
||||||
/* 0xc0 CPY # */ Immediate(OperationCPY), /* 0xc1 CMP x, ind */ IndexedIndirectRead(OperationCMP),
|
|
||||||
/* 0xc2 NOP # */ ImmediateNop(), /* 0xc3 DCP x, ind */ IndexedIndirectReadModifyWrite(OperationDecrementOperand, OperationCMP),
|
|
||||||
/* 0xc4 CPY zpg */ ZeroRead(OperationCPY), /* 0xc5 CMP zpg */ ZeroRead(OperationCMP),
|
|
||||||
/* 0xc6 DEC zpg */ ZeroReadModifyWrite(OperationDEC), /* 0xc7 DCP zpg */ ZeroReadModifyWrite(OperationDecrementOperand, OperationCMP),
|
|
||||||
/* 0xc8 INY */ Program(OperationINY), /* 0xc9 CMP # */ Immediate(OperationCMP),
|
|
||||||
/* 0xca DEX */ Program(OperationDEX), /* 0xcb ARR # */ Immediate(OperationSBX),
|
|
||||||
/* 0xcc CPY abs */ AbsoluteRead(OperationCPY), /* 0xcd CMP abs */ AbsoluteRead(OperationCMP),
|
|
||||||
/* 0xce DEC abs */ AbsoluteReadModifyWrite(OperationDEC), /* 0xcf DCP abs */ AbsoluteReadModifyWrite(OperationDecrementOperand, OperationCMP),
|
|
||||||
/* 0xd0 BNE */ Program(OperationBNE), /* 0xd1 CMP ind, y */ IndirectIndexedRead(OperationCMP),
|
|
||||||
/* 0xd2 JAM */ JAM, /* 0xd3 DCP ind, y */ IndirectIndexedReadModifyWrite(OperationDecrementOperand, OperationCMP),
|
|
||||||
/* 0xd4 NOP zpg, x */ ZeroXNop(), /* 0xd5 CMP zpg, x */ ZeroXRead(OperationCMP),
|
|
||||||
/* 0xd6 DEC zpg, x */ ZeroXReadModifyWrite(OperationDEC), /* 0xd7 DCP zpg, x */ ZeroXReadModifyWrite(OperationDecrementOperand, OperationCMP),
|
|
||||||
/* 0xd8 CLD */ Program(OperationCLD), /* 0xd9 CMP abs, y */ AbsoluteYRead(OperationCMP),
|
|
||||||
/* 0xda NOP # */ ImpliedNop(), /* 0xdb DCP abs, y */ AbsoluteYReadModifyWrite(OperationDecrementOperand, OperationCMP),
|
|
||||||
/* 0xdc NOP abs, x */ AbsoluteXNop(), /* 0xdd CMP abs, x */ AbsoluteXRead(OperationCMP),
|
|
||||||
/* 0xde DEC abs, x */ AbsoluteXReadModifyWrite(OperationDEC), /* 0xdf DCP abs, x */ AbsoluteXReadModifyWrite(OperationDecrementOperand, OperationCMP),
|
|
||||||
/* 0xe0 CPX # */ Immediate(OperationCPX), /* 0xe1 SBC x, ind */ IndexedIndirectRead(OperationSBC),
|
|
||||||
/* 0xe2 NOP # */ ImmediateNop(), /* 0xe3 INS x, ind */ IndexedIndirectReadModifyWrite(OperationINS),
|
|
||||||
/* 0xe4 CPX zpg */ ZeroRead(OperationCPX), /* 0xe5 SBC zpg */ ZeroRead(OperationSBC),
|
|
||||||
/* 0xe6 INC zpg */ ZeroReadModifyWrite(OperationINC), /* 0xe7 INS zpg */ ZeroReadModifyWrite(OperationINS),
|
|
||||||
/* 0xe8 INX */ Program(OperationINX), /* 0xe9 SBC # */ Immediate(OperationSBC),
|
|
||||||
/* 0xea NOP # */ ImpliedNop(), /* 0xeb SBC # */ Immediate(OperationSBC),
|
|
||||||
/* 0xec CPX abs */ AbsoluteRead(OperationCPX), /* 0xed SBC abs */ AbsoluteRead(OperationSBC),
|
|
||||||
/* 0xee INC abs */ AbsoluteReadModifyWrite(OperationINC), /* 0xef INS abs */ AbsoluteReadModifyWrite(OperationINS),
|
|
||||||
/* 0xf0 BEQ */ Program(OperationBEQ), /* 0xf1 SBC ind, y */ IndirectIndexedRead(OperationSBC),
|
|
||||||
/* 0xf2 JAM */ JAM, /* 0xf3 INS ind, y */ IndirectIndexedReadModifyWrite(OperationINS),
|
|
||||||
/* 0xf4 NOP zpg, x */ ZeroXNop(), /* 0xf5 SBC zpg, x */ ZeroXRead(OperationSBC),
|
|
||||||
/* 0xf6 INC zpg, x */ ZeroXReadModifyWrite(OperationINC), /* 0xf7 INS zpg, x */ ZeroXReadModifyWrite(OperationINS),
|
|
||||||
/* 0xf8 SED */ Program(OperationSED), /* 0xf9 SBC abs, y */ AbsoluteYRead(OperationSBC),
|
|
||||||
/* 0xfa NOP # */ ImpliedNop(), /* 0xfb INS abs, y */ AbsoluteYReadModifyWrite(OperationINS),
|
|
||||||
/* 0xfc NOP abs, x */ AbsoluteXNop(), /* 0xfd SBC abs, x */ AbsoluteXRead(OperationSBC),
|
|
||||||
/* 0xfe INC abs, x */ AbsoluteXReadModifyWrite(OperationINC), /* 0xff INS abs, x */ AbsoluteXReadModifyWrite(OperationINS),
|
|
||||||
};
|
|
||||||
|
|
||||||
#undef Program
|
|
||||||
#undef Absolute
|
|
||||||
#undef AbsoluteX
|
|
||||||
#undef AbsoluteY
|
|
||||||
#undef Zero
|
|
||||||
#undef ZeroX
|
|
||||||
#undef ZeroY
|
|
||||||
#undef IndexedIndirect
|
|
||||||
#undef IndirectIndexed
|
|
||||||
#undef Read
|
|
||||||
#undef Write
|
|
||||||
#undef ReadModifyWrite
|
|
||||||
#undef AbsoluteRead
|
|
||||||
#undef AbsoluteXRead
|
|
||||||
#undef AbsoluteYRead
|
|
||||||
#undef ZeroRead
|
|
||||||
#undef ZeroXRead
|
|
||||||
#undef ZeroYRead
|
|
||||||
#undef IndexedIndirectRead
|
|
||||||
#undef IndirectIndexedRead
|
|
||||||
#undef AbsoluteWrite
|
|
||||||
#undef AbsoluteXWrite
|
|
||||||
#undef AbsoluteYWrite
|
|
||||||
#undef ZeroWrite
|
|
||||||
#undef ZeroXWrite
|
|
||||||
#undef ZeroYWrite
|
|
||||||
#undef IndexedIndirectWrite
|
|
||||||
#undef IndirectIndexedWrite
|
|
||||||
#undef AbsoluteReadModifyWrite
|
|
||||||
#undef AbsoluteXReadModifyWrite
|
|
||||||
#undef AbsoluteYReadModifyWrite
|
|
||||||
#undef ZeroReadModifyWrite
|
|
||||||
#undef ZeroXReadModifyWrite
|
|
||||||
#undef ZeroYReadModify
|
|
||||||
#undef IndexedIndirectReadModify
|
|
||||||
#undef IndirectIndexedReadModify
|
|
||||||
#undef Immediate
|
|
||||||
#undef Implied
|
|
||||||
|
|
||||||
uint16_t ProcessorBase::get_value_of_register(Register r) {
|
uint16_t ProcessorBase::get_value_of_register(Register r) {
|
||||||
switch (r) {
|
switch (r) {
|
||||||
case Register::ProgramCounter: return pc_.full;
|
case Register::ProgramCounter: return pc_.full;
|
||||||
@ -276,23 +42,3 @@ void ProcessorBase::set_value_of_register(Register r, uint16_t value) {
|
|||||||
bool ProcessorBase::is_jammed() {
|
bool ProcessorBase::is_jammed() {
|
||||||
return is_jammed_;
|
return is_jammed_;
|
||||||
}
|
}
|
||||||
|
|
||||||
ProcessorStorage::ProcessorStorage() :
|
|
||||||
is_jammed_(false),
|
|
||||||
ready_line_is_enabled_(false),
|
|
||||||
ready_is_active_(false),
|
|
||||||
inverse_interrupt_flag_(0),
|
|
||||||
irq_request_history_(0),
|
|
||||||
s_(0),
|
|
||||||
next_bus_operation_(BusOperation::None),
|
|
||||||
interrupt_requests_(InterruptRequestFlags::PowerOn),
|
|
||||||
irq_line_(0),
|
|
||||||
nmi_line_is_enabled_(false),
|
|
||||||
set_overflow_line_is_enabled_(false),
|
|
||||||
scheduled_program_counter_(nullptr) {
|
|
||||||
// only the interrupt flag is defined upon reset but get_flags isn't going to
|
|
||||||
// mask the other flags so we need to do that, at least
|
|
||||||
carry_flag_ &= Flag::Carry;
|
|
||||||
decimal_flag_ &= Flag::Decimal;
|
|
||||||
overflow_flag_ &= Flag::Overflow;
|
|
||||||
}
|
|
||||||
|
265
Processors/6502/Implementation/6502Storage.cpp
Normal file
265
Processors/6502/Implementation/6502Storage.cpp
Normal file
@ -0,0 +1,265 @@
|
|||||||
|
//
|
||||||
|
// 6502Storage.cpp
|
||||||
|
// Clock Signal
|
||||||
|
//
|
||||||
|
// Created by Thomas Harte on 04/09/2017.
|
||||||
|
// Copyright © 2017 Thomas Harte. All rights reserved.
|
||||||
|
//
|
||||||
|
|
||||||
|
#include "../6502.hpp"
|
||||||
|
|
||||||
|
using namespace CPU::MOS6502;
|
||||||
|
|
||||||
|
#define Program(...) {__VA_ARGS__, OperationMoveToNextProgram}
|
||||||
|
|
||||||
|
#define Absolute CycleLoadAddressAbsolute
|
||||||
|
#define AbsoluteXr CycleLoadAddressAbsolute, CycleAddXToAddressLow, OperationCorrectAddressHigh
|
||||||
|
#define AbsoluteYr CycleLoadAddressAbsolute, CycleAddYToAddressLow, OperationCorrectAddressHigh
|
||||||
|
#define AbsoluteX CycleLoadAddressAbsolute, CycleAddXToAddressLowRead, OperationCorrectAddressHigh
|
||||||
|
#define AbsoluteY CycleLoadAddressAbsolute, CycleAddYToAddressLowRead, OperationCorrectAddressHigh
|
||||||
|
#define Zero OperationLoadAddressZeroPage
|
||||||
|
#define ZeroX CycleLoadAddessZeroX
|
||||||
|
#define ZeroY CycleLoadAddessZeroY
|
||||||
|
#define IndexedIndirect CycleIncrementPCFetchAddressLowFromOperand, CycleAddXToOperandFetchAddressLow, CycleIncrementOperandFetchAddressHigh
|
||||||
|
#define IndirectIndexedr CycleIncrementPCFetchAddressLowFromOperand, CycleIncrementOperandFetchAddressHigh, CycleAddYToAddressLow, OperationCorrectAddressHigh
|
||||||
|
#define IndirectIndexed CycleIncrementPCFetchAddressLowFromOperand, CycleIncrementOperandFetchAddressHigh, CycleAddYToAddressLowRead, OperationCorrectAddressHigh
|
||||||
|
|
||||||
|
#define Read(...) CycleFetchOperandFromAddress, __VA_ARGS__
|
||||||
|
#define Write(...) __VA_ARGS__, CycleWriteOperandToAddress
|
||||||
|
#define ReadModifyWrite(...) CycleFetchOperandFromAddress, CycleWriteOperandToAddress, __VA_ARGS__, CycleWriteOperandToAddress
|
||||||
|
|
||||||
|
#define AbsoluteRead(op) Program(Absolute, Read(op))
|
||||||
|
#define AbsoluteXRead(op) Program(AbsoluteXr, Read(op))
|
||||||
|
#define AbsoluteYRead(op) Program(AbsoluteYr, Read(op))
|
||||||
|
#define ZeroRead(...) Program(Zero, Read(__VA_ARGS__))
|
||||||
|
#define ZeroXRead(op) Program(ZeroX, Read(op))
|
||||||
|
#define ZeroYRead(op) Program(ZeroY, Read(op))
|
||||||
|
#define IndexedIndirectRead(op) Program(IndexedIndirect, Read(op))
|
||||||
|
#define IndirectIndexedRead(op) Program(IndirectIndexedr, Read(op))
|
||||||
|
|
||||||
|
#define AbsoluteWrite(op) Program(Absolute, Write(op))
|
||||||
|
#define AbsoluteXWrite(op) Program(AbsoluteX, Write(op))
|
||||||
|
#define AbsoluteYWrite(op) Program(AbsoluteY, Write(op))
|
||||||
|
#define ZeroWrite(op) Program(Zero, Write(op))
|
||||||
|
#define ZeroXWrite(op) Program(ZeroX, Write(op))
|
||||||
|
#define ZeroYWrite(op) Program(ZeroY, Write(op))
|
||||||
|
#define IndexedIndirectWrite(op) Program(IndexedIndirect, Write(op))
|
||||||
|
#define IndirectIndexedWrite(op) Program(IndirectIndexed, Write(op))
|
||||||
|
|
||||||
|
#define AbsoluteReadModifyWrite(...) Program(Absolute, ReadModifyWrite(__VA_ARGS__))
|
||||||
|
#define AbsoluteXReadModifyWrite(...) Program(AbsoluteX, ReadModifyWrite(__VA_ARGS__))
|
||||||
|
#define AbsoluteYReadModifyWrite(...) Program(AbsoluteY, ReadModifyWrite(__VA_ARGS__))
|
||||||
|
#define ZeroReadModifyWrite(...) Program(Zero, ReadModifyWrite(__VA_ARGS__))
|
||||||
|
#define ZeroXReadModifyWrite(...) Program(ZeroX, ReadModifyWrite(__VA_ARGS__))
|
||||||
|
#define ZeroYReadModifyWrite(...) Program(ZeroY, ReadModifyWrite(__VA_ARGS__))
|
||||||
|
#define IndexedIndirectReadModifyWrite(...) Program(IndexedIndirect, ReadModifyWrite(__VA_ARGS__))
|
||||||
|
#define IndirectIndexedReadModifyWrite(...) Program(IndirectIndexed, ReadModifyWrite(__VA_ARGS__))
|
||||||
|
|
||||||
|
#define Immediate(op) Program(OperationIncrementPC, op)
|
||||||
|
#define Implied(op) Program(OperationCopyOperandFromA, op, OperationCopyOperandToA)
|
||||||
|
|
||||||
|
#define ZeroNop() Program(Zero, CycleFetchOperandFromAddress)
|
||||||
|
#define ZeroXNop() Program(ZeroX, CycleFetchOperandFromAddress)
|
||||||
|
#define AbsoluteNop() Program(Absolute)
|
||||||
|
#define AbsoluteXNop() Program(AbsoluteX)
|
||||||
|
#define ImpliedNop() {OperationMoveToNextProgram}
|
||||||
|
#define ImmediateNop() Program(OperationIncrementPC)
|
||||||
|
|
||||||
|
#define JAM {CycleFetchOperand, CycleScheduleJam}
|
||||||
|
|
||||||
|
const ProcessorStorage::MicroOp ProcessorStorage::operations[256][10] = {
|
||||||
|
/* 0x00 BRK */ Program(CycleIncPCPushPCH, CyclePushPCL, OperationBRKPickVector, OperationSetOperandFromFlagsWithBRKSet, CyclePushOperand, OperationSetI, CycleReadVectorLow, CycleReadVectorHigh),
|
||||||
|
/* 0x01 ORA x, ind */ IndexedIndirectRead(OperationORA),
|
||||||
|
/* 0x02 JAM */ JAM, /* 0x03 ASO x, ind */ IndexedIndirectReadModifyWrite(OperationASO),
|
||||||
|
/* 0x04 NOP zpg */ ZeroNop(), /* 0x05 ORA zpg */ ZeroRead(OperationORA),
|
||||||
|
/* 0x06 ASL zpg */ ZeroReadModifyWrite(OperationASL), /* 0x07 ASO zpg */ ZeroReadModifyWrite(OperationASO),
|
||||||
|
/* 0x08 PHP */ Program(OperationSetOperandFromFlagsWithBRKSet, CyclePushOperand),
|
||||||
|
/* 0x09 ORA # */ Immediate(OperationORA),
|
||||||
|
/* 0x0a ASL A */ Implied(OperationASL), /* 0x0b ANC # */ Immediate(OperationANC),
|
||||||
|
/* 0x0c NOP abs */ AbsoluteNop(), /* 0x0d ORA abs */ AbsoluteRead(OperationORA),
|
||||||
|
/* 0x0e ASL abs */ AbsoluteReadModifyWrite(OperationASL), /* 0x0f ASO abs */ AbsoluteReadModifyWrite(OperationASO),
|
||||||
|
/* 0x10 BPL */ Program(OperationBPL), /* 0x11 ORA ind, y */ IndirectIndexedRead(OperationORA),
|
||||||
|
/* 0x12 JAM */ JAM, /* 0x13 ASO ind, y */ IndirectIndexedReadModifyWrite(OperationASO),
|
||||||
|
/* 0x14 NOP zpg, x */ ZeroXNop(), /* 0x15 ORA zpg, x */ ZeroXRead(OperationORA),
|
||||||
|
/* 0x16 ASL zpg, x */ ZeroXReadModifyWrite(OperationASL), /* 0x17 ASO zpg, x */ ZeroXReadModifyWrite(OperationASO),
|
||||||
|
/* 0x18 CLC */ Program(OperationCLC), /* 0x19 ORA abs, y */ AbsoluteYRead(OperationORA),
|
||||||
|
/* 0x1a NOP # */ ImpliedNop(), /* 0x1b ASO abs, y */ AbsoluteYReadModifyWrite(OperationASO),
|
||||||
|
/* 0x1c NOP abs, x */ AbsoluteXNop(), /* 0x1d ORA abs, x */ AbsoluteXRead(OperationORA),
|
||||||
|
/* 0x1e ASL abs, x */ AbsoluteXReadModifyWrite(OperationASL), /* 0x1f ASO abs, x */ AbsoluteXReadModifyWrite(OperationASO),
|
||||||
|
/* 0x20 JSR abs */ Program(CycleIncrementPCAndReadStack, CyclePushPCH, CyclePushPCL, CycleReadPCHLoadPCL),
|
||||||
|
/* 0x21 AND x, ind */ IndexedIndirectRead(OperationAND),
|
||||||
|
/* 0x22 JAM */ JAM, /* 0x23 RLA x, ind */ IndexedIndirectReadModifyWrite(OperationRLA),
|
||||||
|
/* 0x24 BIT zpg */ ZeroRead(OperationBIT), /* 0x25 AND zpg */ ZeroRead(OperationAND),
|
||||||
|
/* 0x26 ROL zpg */ ZeroReadModifyWrite(OperationROL), /* 0x27 RLA zpg */ ZeroReadModifyWrite(OperationRLA),
|
||||||
|
/* 0x28 PLP */ Program(CycleReadFromS, CyclePullOperand, OperationSetFlagsFromOperand),
|
||||||
|
/* 0x29 AND A # */ Immediate(OperationAND),
|
||||||
|
/* 0x2a ROL A */ Implied(OperationROL), /* 0x2b ANC # */ Immediate(OperationANC),
|
||||||
|
/* 0x2c BIT abs */ AbsoluteRead(OperationBIT), /* 0x2d AND abs */ AbsoluteRead(OperationAND),
|
||||||
|
/* 0x2e ROL abs */ AbsoluteReadModifyWrite(OperationROL), /* 0x2f RLA abs */ AbsoluteReadModifyWrite(OperationRLA),
|
||||||
|
/* 0x30 BMI */ Program(OperationBMI), /* 0x31 AND ind, y */ IndirectIndexedRead(OperationAND),
|
||||||
|
/* 0x32 JAM */ JAM, /* 0x33 RLA ind, y */ IndirectIndexedReadModifyWrite(OperationRLA),
|
||||||
|
/* 0x34 NOP zpg, x */ ZeroXNop(), /* 0x35 AND zpg, x */ ZeroXRead(OperationAND),
|
||||||
|
/* 0x36 ROL zpg, x */ ZeroXReadModifyWrite(OperationROL), /* 0x37 RLA zpg, x */ ZeroXReadModifyWrite(OperationRLA),
|
||||||
|
/* 0x38 SEC */ Program(OperationSEC), /* 0x39 AND abs, y */ AbsoluteYRead(OperationAND),
|
||||||
|
/* 0x3a NOP # */ ImpliedNop(), /* 0x3b RLA abs, y */ AbsoluteYReadModifyWrite(OperationRLA),
|
||||||
|
/* 0x3c NOP abs, x */ AbsoluteXNop(), /* 0x3d AND abs, x */ AbsoluteXRead(OperationAND),
|
||||||
|
/* 0x3e ROL abs, x */ AbsoluteXReadModifyWrite(OperationROL), /* 0x3f RLA abs, x */ AbsoluteXReadModifyWrite(OperationRLA),
|
||||||
|
/* 0x40 RTI */ Program(CycleReadFromS, CyclePullOperand, OperationSetFlagsFromOperand, CyclePullPCL, CyclePullPCH),
|
||||||
|
/* 0x41 EOR x, ind */ IndexedIndirectRead(OperationEOR),
|
||||||
|
/* 0x42 JAM */ JAM, /* 0x43 LSE x, ind */ IndexedIndirectReadModifyWrite(OperationLSE),
|
||||||
|
/* 0x44 NOP zpg */ ZeroNop(), /* 0x45 EOR zpg */ ZeroRead(OperationEOR),
|
||||||
|
/* 0x46 LSR zpg */ ZeroReadModifyWrite(OperationLSR), /* 0x47 LSE zpg */ ZeroReadModifyWrite(OperationLSE),
|
||||||
|
/* 0x48 PHA */ Program(CyclePushA), /* 0x49 EOR # */ Immediate(OperationEOR),
|
||||||
|
/* 0x4a LSR A */ Implied(OperationLSR), /* 0x4b ASR A */ Immediate(OperationASR),
|
||||||
|
/* 0x4c JMP abs */ Program(CycleIncrementPCReadPCHLoadPCL), /* 0x4d EOR abs */ AbsoluteRead(OperationEOR),
|
||||||
|
/* 0x4e LSR abs */ AbsoluteReadModifyWrite(OperationLSR), /* 0x4f LSE abs */ AbsoluteReadModifyWrite(OperationLSE),
|
||||||
|
/* 0x50 BVC */ Program(OperationBVC), /* 0x51 EOR ind, y */ IndirectIndexedRead(OperationEOR),
|
||||||
|
/* 0x52 JAM */ JAM, /* 0x53 LSE ind, y */ IndirectIndexedReadModifyWrite(OperationLSE),
|
||||||
|
/* 0x54 NOP zpg, x */ ZeroXNop(), /* 0x55 EOR zpg, x */ ZeroXRead(OperationEOR),
|
||||||
|
/* 0x56 LSR zpg, x */ ZeroXReadModifyWrite(OperationLSR), /* 0x57 LSE zpg, x */ ZeroXReadModifyWrite(OperationLSE),
|
||||||
|
/* 0x58 CLI */ Program(OperationCLI), /* 0x59 EOR abs, y */ AbsoluteYRead(OperationEOR),
|
||||||
|
/* 0x5a NOP # */ ImpliedNop(), /* 0x5b LSE abs, y */ AbsoluteYReadModifyWrite(OperationLSE),
|
||||||
|
/* 0x5c NOP abs, x */ AbsoluteXNop(), /* 0x5d EOR abs, x */ AbsoluteXRead(OperationEOR),
|
||||||
|
/* 0x5e LSR abs, x */ AbsoluteXReadModifyWrite(OperationLSR), /* 0x5f LSE abs, x */ AbsoluteXReadModifyWrite(OperationLSE),
|
||||||
|
/* 0x60 RTS */ Program(CycleReadFromS, CyclePullPCL, CyclePullPCH, CycleReadAndIncrementPC),
|
||||||
|
/* 0x61 ADC x, ind */ IndexedIndirectRead(OperationADC),
|
||||||
|
/* 0x62 JAM */ JAM, /* 0x63 RRA x, ind */ IndexedIndirectReadModifyWrite(OperationRRA, OperationADC),
|
||||||
|
/* 0x64 NOP zpg */ ZeroNop(), /* 0x65 ADC zpg */ ZeroRead(OperationADC),
|
||||||
|
/* 0x66 ROR zpg */ ZeroReadModifyWrite(OperationROR), /* 0x67 RRA zpg */ ZeroReadModifyWrite(OperationRRA, OperationADC),
|
||||||
|
/* 0x68 PLA */ Program(CycleReadFromS, CyclePullA, OperationSetFlagsFromA), /* 0x69 ADC # */ Immediate(OperationADC),
|
||||||
|
/* 0x6a ROR A */ Implied(OperationROR), /* 0x6b ARR # */ Immediate(OperationARR),
|
||||||
|
/* 0x6c JMP (abs) */ Program(CycleReadAddressHLoadAddressL, CycleReadPCLFromAddress, CycleReadPCHFromAddress),
|
||||||
|
/* 0x6d ADC abs */ AbsoluteRead(OperationADC),
|
||||||
|
/* 0x6e ROR abs */ AbsoluteReadModifyWrite(OperationROR), /* 0x6f RRA abs */ AbsoluteReadModifyWrite(OperationRRA, OperationADC),
|
||||||
|
/* 0x70 BVS */ Program(OperationBVS), /* 0x71 ADC ind, y */ IndirectIndexedRead(OperationADC),
|
||||||
|
/* 0x72 JAM */ JAM, /* 0x73 RRA ind, y */ IndirectIndexedReadModifyWrite(OperationRRA, OperationADC),
|
||||||
|
/* 0x74 NOP zpg, x */ ZeroXNop(), /* 0x75 ADC zpg, x */ ZeroXRead(OperationADC),
|
||||||
|
/* 0x76 ROR zpg, x */ ZeroXReadModifyWrite(OperationROR), /* 0x77 RRA zpg, x */ ZeroXReadModifyWrite(OperationRRA, OperationADC),
|
||||||
|
/* 0x78 SEI */ Program(OperationSEI), /* 0x79 ADC abs, y */ AbsoluteYRead(OperationADC),
|
||||||
|
/* 0x7a NOP # */ ImpliedNop(), /* 0x7b RRA abs, y */ AbsoluteYReadModifyWrite(OperationRRA, OperationADC),
|
||||||
|
/* 0x7c NOP abs, x */ AbsoluteXNop(), /* 0x7d ADC abs, x */ AbsoluteXRead(OperationADC),
|
||||||
|
/* 0x7e ROR abs, x */ AbsoluteXReadModifyWrite(OperationROR), /* 0x7f RRA abs, x */ AbsoluteXReadModifyWrite(OperationRRA, OperationADC),
|
||||||
|
/* 0x80 NOP # */ ImmediateNop(), /* 0x81 STA x, ind */ IndexedIndirectWrite(OperationSTA),
|
||||||
|
/* 0x82 NOP # */ ImmediateNop(), /* 0x83 SAX x, ind */ IndexedIndirectWrite(OperationSAX),
|
||||||
|
/* 0x84 STY zpg */ ZeroWrite(OperationSTY), /* 0x85 STA zpg */ ZeroWrite(OperationSTA),
|
||||||
|
/* 0x86 STX zpg */ ZeroWrite(OperationSTX), /* 0x87 SAX zpg */ ZeroWrite(OperationSAX),
|
||||||
|
/* 0x88 DEY */ Program(OperationDEY), /* 0x89 NOP # */ ImmediateNop(),
|
||||||
|
/* 0x8a TXA */ Program(OperationTXA), /* 0x8b ANE # */ Immediate(OperationANE),
|
||||||
|
/* 0x8c STY abs */ AbsoluteWrite(OperationSTY), /* 0x8d STA abs */ AbsoluteWrite(OperationSTA),
|
||||||
|
/* 0x8e STX abs */ AbsoluteWrite(OperationSTX), /* 0x8f SAX abs */ AbsoluteWrite(OperationSAX),
|
||||||
|
/* 0x90 BCC */ Program(OperationBCC), /* 0x91 STA ind, y */ IndirectIndexedWrite(OperationSTA),
|
||||||
|
/* 0x92 JAM */ JAM, /* 0x93 SHA ind, y */ IndirectIndexedWrite(OperationSHA),
|
||||||
|
/* 0x94 STY zpg, x */ ZeroXWrite(OperationSTY), /* 0x95 STA zpg, x */ ZeroXWrite(OperationSTA),
|
||||||
|
/* 0x96 STX zpg, y */ ZeroYWrite(OperationSTX), /* 0x97 SAX zpg, y */ ZeroYWrite(OperationSAX),
|
||||||
|
/* 0x98 TYA */ Program(OperationTYA), /* 0x99 STA abs, y */ AbsoluteYWrite(OperationSTA),
|
||||||
|
/* 0x9a TXS */ Program(OperationTXS), /* 0x9b SHS abs, y */ AbsoluteYWrite(OperationSHS),
|
||||||
|
/* 0x9c SHY abs, x */ AbsoluteXWrite(OperationSHY), /* 0x9d STA abs, x */ AbsoluteXWrite(OperationSTA),
|
||||||
|
/* 0x9e SHX abs, y */ AbsoluteYWrite(OperationSHX), /* 0x9f SHA abs, y */ AbsoluteYWrite(OperationSHA),
|
||||||
|
/* 0xa0 LDY # */ Immediate(OperationLDY), /* 0xa1 LDA x, ind */ IndexedIndirectRead(OperationLDA),
|
||||||
|
/* 0xa2 LDX # */ Immediate(OperationLDX), /* 0xa3 LAX x, ind */ IndexedIndirectRead(OperationLAX),
|
||||||
|
/* 0xa4 LDY zpg */ ZeroRead(OperationLDY), /* 0xa5 LDA zpg */ ZeroRead(OperationLDA),
|
||||||
|
/* 0xa6 LDX zpg */ ZeroRead(OperationLDX), /* 0xa7 LAX zpg */ ZeroRead(OperationLAX),
|
||||||
|
/* 0xa8 TAY */ Program(OperationTAY), /* 0xa9 LDA # */ Immediate(OperationLDA),
|
||||||
|
/* 0xaa TAX */ Program(OperationTAX), /* 0xab LXA # */ Immediate(OperationLXA),
|
||||||
|
/* 0xac LDY abs */ AbsoluteRead(OperationLDY), /* 0xad LDA abs */ AbsoluteRead(OperationLDA),
|
||||||
|
/* 0xae LDX abs */ AbsoluteRead(OperationLDX), /* 0xaf LAX abs */ AbsoluteRead(OperationLAX),
|
||||||
|
/* 0xb0 BCS */ Program(OperationBCS), /* 0xb1 LDA ind, y */ IndirectIndexedRead(OperationLDA),
|
||||||
|
/* 0xb2 JAM */ JAM, /* 0xb3 LAX ind, y */ IndirectIndexedRead(OperationLAX),
|
||||||
|
/* 0xb4 LDY zpg, x */ ZeroXRead(OperationLDY), /* 0xb5 LDA zpg, x */ ZeroXRead(OperationLDA),
|
||||||
|
/* 0xb6 LDX zpg, y */ ZeroYRead(OperationLDX), /* 0xb7 LAX zpg, x */ ZeroYRead(OperationLAX),
|
||||||
|
/* 0xb8 CLV */ Program(OperationCLV), /* 0xb9 LDA abs, y */ AbsoluteYRead(OperationLDA),
|
||||||
|
/* 0xba TSX */ Program(OperationTSX), /* 0xbb LAS abs, y */ AbsoluteYRead(OperationLAS),
|
||||||
|
/* 0xbc LDY abs, x */ AbsoluteXRead(OperationLDY), /* 0xbd LDA abs, x */ AbsoluteXRead(OperationLDA),
|
||||||
|
/* 0xbe LDX abs, y */ AbsoluteYRead(OperationLDX), /* 0xbf LAX abs, y */ AbsoluteYRead(OperationLAX),
|
||||||
|
/* 0xc0 CPY # */ Immediate(OperationCPY), /* 0xc1 CMP x, ind */ IndexedIndirectRead(OperationCMP),
|
||||||
|
/* 0xc2 NOP # */ ImmediateNop(), /* 0xc3 DCP x, ind */ IndexedIndirectReadModifyWrite(OperationDecrementOperand, OperationCMP),
|
||||||
|
/* 0xc4 CPY zpg */ ZeroRead(OperationCPY), /* 0xc5 CMP zpg */ ZeroRead(OperationCMP),
|
||||||
|
/* 0xc6 DEC zpg */ ZeroReadModifyWrite(OperationDEC), /* 0xc7 DCP zpg */ ZeroReadModifyWrite(OperationDecrementOperand, OperationCMP),
|
||||||
|
/* 0xc8 INY */ Program(OperationINY), /* 0xc9 CMP # */ Immediate(OperationCMP),
|
||||||
|
/* 0xca DEX */ Program(OperationDEX), /* 0xcb ARR # */ Immediate(OperationSBX),
|
||||||
|
/* 0xcc CPY abs */ AbsoluteRead(OperationCPY), /* 0xcd CMP abs */ AbsoluteRead(OperationCMP),
|
||||||
|
/* 0xce DEC abs */ AbsoluteReadModifyWrite(OperationDEC), /* 0xcf DCP abs */ AbsoluteReadModifyWrite(OperationDecrementOperand, OperationCMP),
|
||||||
|
/* 0xd0 BNE */ Program(OperationBNE), /* 0xd1 CMP ind, y */ IndirectIndexedRead(OperationCMP),
|
||||||
|
/* 0xd2 JAM */ JAM, /* 0xd3 DCP ind, y */ IndirectIndexedReadModifyWrite(OperationDecrementOperand, OperationCMP),
|
||||||
|
/* 0xd4 NOP zpg, x */ ZeroXNop(), /* 0xd5 CMP zpg, x */ ZeroXRead(OperationCMP),
|
||||||
|
/* 0xd6 DEC zpg, x */ ZeroXReadModifyWrite(OperationDEC), /* 0xd7 DCP zpg, x */ ZeroXReadModifyWrite(OperationDecrementOperand, OperationCMP),
|
||||||
|
/* 0xd8 CLD */ Program(OperationCLD), /* 0xd9 CMP abs, y */ AbsoluteYRead(OperationCMP),
|
||||||
|
/* 0xda NOP # */ ImpliedNop(), /* 0xdb DCP abs, y */ AbsoluteYReadModifyWrite(OperationDecrementOperand, OperationCMP),
|
||||||
|
/* 0xdc NOP abs, x */ AbsoluteXNop(), /* 0xdd CMP abs, x */ AbsoluteXRead(OperationCMP),
|
||||||
|
/* 0xde DEC abs, x */ AbsoluteXReadModifyWrite(OperationDEC), /* 0xdf DCP abs, x */ AbsoluteXReadModifyWrite(OperationDecrementOperand, OperationCMP),
|
||||||
|
/* 0xe0 CPX # */ Immediate(OperationCPX), /* 0xe1 SBC x, ind */ IndexedIndirectRead(OperationSBC),
|
||||||
|
/* 0xe2 NOP # */ ImmediateNop(), /* 0xe3 INS x, ind */ IndexedIndirectReadModifyWrite(OperationINS),
|
||||||
|
/* 0xe4 CPX zpg */ ZeroRead(OperationCPX), /* 0xe5 SBC zpg */ ZeroRead(OperationSBC),
|
||||||
|
/* 0xe6 INC zpg */ ZeroReadModifyWrite(OperationINC), /* 0xe7 INS zpg */ ZeroReadModifyWrite(OperationINS),
|
||||||
|
/* 0xe8 INX */ Program(OperationINX), /* 0xe9 SBC # */ Immediate(OperationSBC),
|
||||||
|
/* 0xea NOP # */ ImpliedNop(), /* 0xeb SBC # */ Immediate(OperationSBC),
|
||||||
|
/* 0xec CPX abs */ AbsoluteRead(OperationCPX), /* 0xed SBC abs */ AbsoluteRead(OperationSBC),
|
||||||
|
/* 0xee INC abs */ AbsoluteReadModifyWrite(OperationINC), /* 0xef INS abs */ AbsoluteReadModifyWrite(OperationINS),
|
||||||
|
/* 0xf0 BEQ */ Program(OperationBEQ), /* 0xf1 SBC ind, y */ IndirectIndexedRead(OperationSBC),
|
||||||
|
/* 0xf2 JAM */ JAM, /* 0xf3 INS ind, y */ IndirectIndexedReadModifyWrite(OperationINS),
|
||||||
|
/* 0xf4 NOP zpg, x */ ZeroXNop(), /* 0xf5 SBC zpg, x */ ZeroXRead(OperationSBC),
|
||||||
|
/* 0xf6 INC zpg, x */ ZeroXReadModifyWrite(OperationINC), /* 0xf7 INS zpg, x */ ZeroXReadModifyWrite(OperationINS),
|
||||||
|
/* 0xf8 SED */ Program(OperationSED), /* 0xf9 SBC abs, y */ AbsoluteYRead(OperationSBC),
|
||||||
|
/* 0xfa NOP # */ ImpliedNop(), /* 0xfb INS abs, y */ AbsoluteYReadModifyWrite(OperationINS),
|
||||||
|
/* 0xfc NOP abs, x */ AbsoluteXNop(), /* 0xfd SBC abs, x */ AbsoluteXRead(OperationSBC),
|
||||||
|
/* 0xfe INC abs, x */ AbsoluteXReadModifyWrite(OperationINC), /* 0xff INS abs, x */ AbsoluteXReadModifyWrite(OperationINS),
|
||||||
|
};
|
||||||
|
|
||||||
|
#undef Program
|
||||||
|
#undef Absolute
|
||||||
|
#undef AbsoluteX
|
||||||
|
#undef AbsoluteY
|
||||||
|
#undef Zero
|
||||||
|
#undef ZeroX
|
||||||
|
#undef ZeroY
|
||||||
|
#undef IndexedIndirect
|
||||||
|
#undef IndirectIndexed
|
||||||
|
#undef Read
|
||||||
|
#undef Write
|
||||||
|
#undef ReadModifyWrite
|
||||||
|
#undef AbsoluteRead
|
||||||
|
#undef AbsoluteXRead
|
||||||
|
#undef AbsoluteYRead
|
||||||
|
#undef ZeroRead
|
||||||
|
#undef ZeroXRead
|
||||||
|
#undef ZeroYRead
|
||||||
|
#undef IndexedIndirectRead
|
||||||
|
#undef IndirectIndexedRead
|
||||||
|
#undef AbsoluteWrite
|
||||||
|
#undef AbsoluteXWrite
|
||||||
|
#undef AbsoluteYWrite
|
||||||
|
#undef ZeroWrite
|
||||||
|
#undef ZeroXWrite
|
||||||
|
#undef ZeroYWrite
|
||||||
|
#undef IndexedIndirectWrite
|
||||||
|
#undef IndirectIndexedWrite
|
||||||
|
#undef AbsoluteReadModifyWrite
|
||||||
|
#undef AbsoluteXReadModifyWrite
|
||||||
|
#undef AbsoluteYReadModifyWrite
|
||||||
|
#undef ZeroReadModifyWrite
|
||||||
|
#undef ZeroXReadModifyWrite
|
||||||
|
#undef ZeroYReadModify
|
||||||
|
#undef IndexedIndirectReadModify
|
||||||
|
#undef IndirectIndexedReadModify
|
||||||
|
#undef Immediate
|
||||||
|
#undef Implied
|
||||||
|
|
||||||
|
ProcessorStorage::ProcessorStorage() :
|
||||||
|
is_jammed_(false),
|
||||||
|
ready_line_is_enabled_(false),
|
||||||
|
ready_is_active_(false),
|
||||||
|
inverse_interrupt_flag_(0),
|
||||||
|
irq_request_history_(0),
|
||||||
|
s_(0),
|
||||||
|
next_bus_operation_(BusOperation::None),
|
||||||
|
interrupt_requests_(InterruptRequestFlags::PowerOn),
|
||||||
|
irq_line_(0),
|
||||||
|
nmi_line_is_enabled_(false),
|
||||||
|
set_overflow_line_is_enabled_(false),
|
||||||
|
scheduled_program_counter_(nullptr) {
|
||||||
|
// only the interrupt flag is defined upon reset but get_flags isn't going to
|
||||||
|
// mask the other flags so we need to do that, at least
|
||||||
|
carry_flag_ &= Flag::Carry;
|
||||||
|
decimal_flag_ &= Flag::Decimal;
|
||||||
|
overflow_flag_ &= Flag::Overflow;
|
||||||
|
}
|
24
Processors/Z80/Implementation/PartialMachineCycle.cpp
Normal file
24
Processors/Z80/Implementation/PartialMachineCycle.cpp
Normal file
@ -0,0 +1,24 @@
|
|||||||
|
//
|
||||||
|
// PartialMachineCycle.cpp
|
||||||
|
// Clock Signal
|
||||||
|
//
|
||||||
|
// Created by Thomas Harte on 04/09/2017.
|
||||||
|
// Copyright © 2017 Thomas Harte. All rights reserved.
|
||||||
|
//
|
||||||
|
|
||||||
|
#include "../Z80.hpp"
|
||||||
|
|
||||||
|
using namespace CPU::Z80;
|
||||||
|
|
||||||
|
PartialMachineCycle::PartialMachineCycle(const PartialMachineCycle &rhs) noexcept :
|
||||||
|
operation(rhs.operation),
|
||||||
|
length(rhs.length),
|
||||||
|
address(rhs.address),
|
||||||
|
value(rhs.value),
|
||||||
|
was_requested(rhs.was_requested) {}
|
||||||
|
|
||||||
|
PartialMachineCycle::PartialMachineCycle(Operation operation, HalfCycles length, uint16_t *address, uint8_t *value, bool was_requested) noexcept :
|
||||||
|
operation(operation), length(length), address(address), value(value), was_requested(was_requested) {}
|
||||||
|
|
||||||
|
PartialMachineCycle::PartialMachineCycle() noexcept :
|
||||||
|
operation(Internal), length(0), address(nullptr), value(nullptr), was_requested(false) {}
|
@ -10,241 +10,6 @@
|
|||||||
|
|
||||||
using namespace CPU::Z80;
|
using namespace CPU::Z80;
|
||||||
|
|
||||||
// Elemental bus operations
|
|
||||||
#define ReadOpcodeStart() PartialMachineCycle(PartialMachineCycle::ReadOpcodeStart, HalfCycles(3), &pc_.full, &operation_, false)
|
|
||||||
#define ReadOpcodeWait(f) PartialMachineCycle(PartialMachineCycle::ReadOpcodeWait, HalfCycles(2), &pc_.full, &operation_, f)
|
|
||||||
#define ReadOpcodeEnd() PartialMachineCycle(PartialMachineCycle::ReadOpcode, HalfCycles(1), &pc_.full, &operation_, false)
|
|
||||||
|
|
||||||
#define Refresh(len) PartialMachineCycle(PartialMachineCycle::Refresh, HalfCycles(len), &refresh_addr_.full, nullptr, false)
|
|
||||||
|
|
||||||
#define ReadStart(addr, val) PartialMachineCycle(PartialMachineCycle::ReadStart, HalfCycles(3), &addr.full, &val, false)
|
|
||||||
#define ReadWait(l, addr, val, f) PartialMachineCycle(PartialMachineCycle::ReadWait, HalfCycles(l), &addr.full, &val, f)
|
|
||||||
#define ReadEnd(addr, val) PartialMachineCycle(PartialMachineCycle::Read, HalfCycles(3), &addr.full, &val, false)
|
|
||||||
|
|
||||||
#define WriteStart(addr, val) PartialMachineCycle(PartialMachineCycle::WriteStart,HalfCycles(3), &addr.full, &val, false)
|
|
||||||
#define WriteWait(l, addr, val, f) PartialMachineCycle(PartialMachineCycle::WriteWait, HalfCycles(l), &addr.full, &val, f)
|
|
||||||
#define WriteEnd(addr, val) PartialMachineCycle(PartialMachineCycle::Write, HalfCycles(3), &addr.full, &val, false)
|
|
||||||
|
|
||||||
#define InputStart(addr, val) PartialMachineCycle(PartialMachineCycle::InputStart, HalfCycles(3), &addr.full, &val, false)
|
|
||||||
#define InputWait(addr, val, f) PartialMachineCycle(PartialMachineCycle::InputWait, HalfCycles(2), &addr.full, &val, f)
|
|
||||||
#define InputEnd(addr, val) PartialMachineCycle(PartialMachineCycle::Input, HalfCycles(3), &addr.full, &val, false)
|
|
||||||
|
|
||||||
#define OutputStart(addr, val) PartialMachineCycle(PartialMachineCycle::OutputStart, HalfCycles(3), &addr.full, &val, false)
|
|
||||||
#define OutputWait(addr, val, f) PartialMachineCycle(PartialMachineCycle::OutputWait, HalfCycles(2), &addr.full, &val, f)
|
|
||||||
#define OutputEnd(addr, val) PartialMachineCycle(PartialMachineCycle::Output, HalfCycles(3), &addr.full, &val, false)
|
|
||||||
|
|
||||||
#define IntAckStart(length, val) PartialMachineCycle(PartialMachineCycle::InterruptStart, HalfCycles(length), nullptr, &val, false)
|
|
||||||
#define IntWait(val) PartialMachineCycle(PartialMachineCycle::InterruptWait, HalfCycles(2), nullptr, &val, true)
|
|
||||||
#define IntAckEnd(val) PartialMachineCycle(PartialMachineCycle::Interrupt, HalfCycles(3), nullptr, &val, false)
|
|
||||||
|
|
||||||
|
|
||||||
// A wrapper to express a bus operation as a micro-op
|
|
||||||
#define BusOp(op) {MicroOp::BusOperation, nullptr, nullptr, op}
|
|
||||||
|
|
||||||
// Compound bus operations, as micro-ops
|
|
||||||
#define Read3(addr, val) BusOp(ReadStart(addr, val)), BusOp(ReadWait(2, addr, val, true)), BusOp(ReadEnd(addr, val))
|
|
||||||
#define Read4(addr, val) BusOp(ReadStart(addr, val)), BusOp(ReadWait(2, addr, val, false)), BusOp(ReadWait(2, addr, val, true)), BusOp(ReadEnd(addr, val))
|
|
||||||
#define Read5(addr, val) BusOp(ReadStart(addr, val)), BusOp(ReadWait(4, addr, val, false)), BusOp(ReadWait(2, addr, val, true)), BusOp(ReadEnd(addr, val))
|
|
||||||
|
|
||||||
#define Write3(addr, val) BusOp(WriteStart(addr, val)), BusOp(WriteWait(2, addr, val, true)), BusOp(WriteEnd(addr, val))
|
|
||||||
#define Write5(addr, val) BusOp(WriteStart(addr, val)), BusOp(WriteWait(4, addr, val, false)), BusOp(WriteWait(2, addr, val, true)), BusOp(WriteEnd(addr, val))
|
|
||||||
|
|
||||||
#define Input(addr, val) BusOp(InputStart(addr, val)), BusOp(InputWait(addr, val, false)), BusOp(InputWait(addr, val, true)), BusOp(InputEnd(addr, val))
|
|
||||||
#define Output(addr, val) BusOp(OutputStart(addr, val)), BusOp(OutputWait(addr, val, false)), BusOp(OutputWait(addr, val, true)), BusOp(OutputEnd(addr, val))
|
|
||||||
#define InternalOperation(len) {MicroOp::BusOperation, nullptr, nullptr, {PartialMachineCycle::Internal, HalfCycles(len), nullptr, nullptr, false}}
|
|
||||||
|
|
||||||
/// A sequence is a series of micro-ops that ends in a move-to-next-program operation.
|
|
||||||
#define Sequence(...) { __VA_ARGS__, {MicroOp::MoveToNextProgram} }
|
|
||||||
|
|
||||||
/// An instruction is the part of an instruction that follows instruction fetch; it should include two or more refresh cycles and then the work of the instruction.
|
|
||||||
#define Instr(r, ...) Sequence(BusOp(Refresh(r)), __VA_ARGS__)
|
|
||||||
|
|
||||||
/// A standard instruction is one with the most normal timing: two cycles of refresh, then the work.
|
|
||||||
#define StdInstr(...) Instr(4, __VA_ARGS__)
|
|
||||||
|
|
||||||
// Assumption made: those instructions that are rated with an opcode fetch greater than four cycles spend the extra time
|
|
||||||
// providing a lengthened refresh cycle. I assume this because the CPU doesn't have foresight and presumably spends the
|
|
||||||
// normal refresh time decoding. So if it gets to cycle four and realises it has two more cycles of work, I have assumed
|
|
||||||
// it simply maintains the refresh state for an extra two cycles.
|
|
||||||
|
|
||||||
/* The following are helper macros that define common parts of instructions */
|
|
||||||
#define Inc16(r) {(&r == &pc_) ? MicroOp::IncrementPC : MicroOp::Increment16, &r.full}
|
|
||||||
|
|
||||||
#define ReadInc(addr, val) Read3(addr, val), Inc16(addr)
|
|
||||||
#define Read4Inc(addr, val) Read4(addr, val), Inc16(addr)
|
|
||||||
#define Read5Inc(addr, val) Read5(addr, val), Inc16(addr)
|
|
||||||
#define WriteInc(addr, val) Write3(addr, val), {MicroOp::Increment16, &addr.full}
|
|
||||||
|
|
||||||
#define Read16Inc(addr, val) ReadInc(addr, val.bytes.low), ReadInc(addr, val.bytes.high)
|
|
||||||
#define Read16(addr, val) ReadInc(addr, val.bytes.low), Read3(addr, val.bytes.high)
|
|
||||||
|
|
||||||
#define Write16(addr, val) WriteInc(addr, val.bytes.low), Write3(addr, val.bytes.high)
|
|
||||||
|
|
||||||
#define INDEX() {MicroOp::IndexedPlaceHolder}, ReadInc(pc_, temp8_), InternalOperation(10), {MicroOp::CalculateIndexAddress, &index}
|
|
||||||
#define FINDEX() {MicroOp::IndexedPlaceHolder}, ReadInc(pc_, temp8_), {MicroOp::CalculateIndexAddress, &index}
|
|
||||||
#define INDEX_ADDR() (add_offsets ? memptr_ : index)
|
|
||||||
|
|
||||||
#define Push(x) {MicroOp::Decrement16, &sp_.full}, Write3(sp_, x.bytes.high), {MicroOp::Decrement16, &sp_.full}, Write3(sp_, x.bytes.low)
|
|
||||||
#define Pop(x) Read3(sp_, x.bytes.low), {MicroOp::Increment16, &sp_.full}, Read3(sp_, x.bytes.high), {MicroOp::Increment16, &sp_.full}
|
|
||||||
|
|
||||||
#define Push8(x) {MicroOp::Decrement16, &sp_.full}, Write3(sp_, x.bytes.high), {MicroOp::Decrement16, &sp_.full}, Write5(sp_, x.bytes.low)
|
|
||||||
#define Pop7(x) Read3(sp_, x.bytes.low), {MicroOp::Increment16, &sp_.full}, Read4(sp_, x.bytes.high), {MicroOp::Increment16, &sp_.full}
|
|
||||||
|
|
||||||
/* The following are actual instructions */
|
|
||||||
#define NOP Sequence(BusOp(Refresh(4)))
|
|
||||||
|
|
||||||
#define JP(cc) StdInstr(Read16Inc(pc_, temp16_), {MicroOp::cc, nullptr}, {MicroOp::Move16, &temp16_.full, &pc_.full})
|
|
||||||
#define CALL(cc) StdInstr(ReadInc(pc_, temp16_.bytes.low), {MicroOp::cc, conditional_call_untaken_program_.data()}, Read4Inc(pc_, temp16_.bytes.high), Push(pc_), {MicroOp::Move16, &temp16_.full, &pc_.full})
|
|
||||||
#define RET(cc) Instr(6, {MicroOp::cc, nullptr}, Pop(memptr_), {MicroOp::Move16, &memptr_.full, &pc_.full})
|
|
||||||
#define JR(cc) StdInstr(ReadInc(pc_, temp8_), {MicroOp::cc, nullptr}, InternalOperation(10), {MicroOp::CalculateIndexAddress, &pc_.full}, {MicroOp::Move16, &memptr_.full, &pc_.full})
|
|
||||||
#define RST() Instr(6, {MicroOp::CalculateRSTDestination}, Push(pc_), {MicroOp::Move16, &memptr_.full, &pc_.full})
|
|
||||||
#define LD(a, b) StdInstr({MicroOp::Move8, &b, &a})
|
|
||||||
|
|
||||||
#define LD_GROUP(r, ri) \
|
|
||||||
LD(r, bc_.bytes.high), LD(r, bc_.bytes.low), LD(r, de_.bytes.high), LD(r, de_.bytes.low), \
|
|
||||||
LD(r, index.bytes.high), LD(r, index.bytes.low), \
|
|
||||||
StdInstr(INDEX(), Read3(INDEX_ADDR(), temp8_), {MicroOp::Move8, &temp8_, &ri}), \
|
|
||||||
LD(r, a_)
|
|
||||||
|
|
||||||
#define READ_OP_GROUP(op) \
|
|
||||||
StdInstr({MicroOp::op, &bc_.bytes.high}), StdInstr({MicroOp::op, &bc_.bytes.low}), \
|
|
||||||
StdInstr({MicroOp::op, &de_.bytes.high}), StdInstr({MicroOp::op, &de_.bytes.low}), \
|
|
||||||
StdInstr({MicroOp::op, &index.bytes.high}), StdInstr({MicroOp::op, &index.bytes.low}), \
|
|
||||||
StdInstr(INDEX(), Read3(INDEX_ADDR(), temp8_), {MicroOp::op, &temp8_}), \
|
|
||||||
StdInstr({MicroOp::op, &a_})
|
|
||||||
|
|
||||||
#define READ_OP_GROUP_D(op) \
|
|
||||||
StdInstr({MicroOp::op, &bc_.bytes.high}), StdInstr({MicroOp::op, &bc_.bytes.low}), \
|
|
||||||
StdInstr({MicroOp::op, &de_.bytes.high}), StdInstr({MicroOp::op, &de_.bytes.low}), \
|
|
||||||
StdInstr({MicroOp::op, &index.bytes.high}), StdInstr({MicroOp::op, &index.bytes.low}), \
|
|
||||||
StdInstr(INDEX(), Read4(INDEX_ADDR(), temp8_), {MicroOp::op, &temp8_}), \
|
|
||||||
StdInstr({MicroOp::op, &a_})
|
|
||||||
|
|
||||||
#define RMW(x, op, ...) StdInstr(INDEX(), Read4(INDEX_ADDR(), x), {MicroOp::op, &x}, Write3(INDEX_ADDR(), x))
|
|
||||||
#define RMWI(x, op, ...) StdInstr(Read4(INDEX_ADDR(), x), {MicroOp::op, &x}, Write3(INDEX_ADDR(), x))
|
|
||||||
|
|
||||||
#define MODIFY_OP_GROUP(op) \
|
|
||||||
StdInstr({MicroOp::op, &bc_.bytes.high}), StdInstr({MicroOp::op, &bc_.bytes.low}), \
|
|
||||||
StdInstr({MicroOp::op, &de_.bytes.high}), StdInstr({MicroOp::op, &de_.bytes.low}), \
|
|
||||||
StdInstr({MicroOp::op, &index.bytes.high}), StdInstr({MicroOp::op, &index.bytes.low}), \
|
|
||||||
RMW(temp8_, op), \
|
|
||||||
StdInstr({MicroOp::op, &a_})
|
|
||||||
|
|
||||||
#define IX_MODIFY_OP_GROUP(op) \
|
|
||||||
RMWI(bc_.bytes.high, op), \
|
|
||||||
RMWI(bc_.bytes.low, op), \
|
|
||||||
RMWI(de_.bytes.high, op), \
|
|
||||||
RMWI(de_.bytes.low, op), \
|
|
||||||
RMWI(hl_.bytes.high, op), \
|
|
||||||
RMWI(hl_.bytes.low, op), \
|
|
||||||
RMWI(temp8_, op), \
|
|
||||||
RMWI(a_, op)
|
|
||||||
|
|
||||||
#define IX_READ_OP_GROUP(op) \
|
|
||||||
StdInstr(Read4(INDEX_ADDR(), temp8_), {MicroOp::op, &temp8_}), \
|
|
||||||
StdInstr(Read4(INDEX_ADDR(), temp8_), {MicroOp::op, &temp8_}), \
|
|
||||||
StdInstr(Read4(INDEX_ADDR(), temp8_), {MicroOp::op, &temp8_}), \
|
|
||||||
StdInstr(Read4(INDEX_ADDR(), temp8_), {MicroOp::op, &temp8_}), \
|
|
||||||
StdInstr(Read4(INDEX_ADDR(), temp8_), {MicroOp::op, &temp8_}), \
|
|
||||||
StdInstr(Read4(INDEX_ADDR(), temp8_), {MicroOp::op, &temp8_}), \
|
|
||||||
StdInstr(Read4(INDEX_ADDR(), temp8_), {MicroOp::op, &temp8_}), \
|
|
||||||
StdInstr(Read4(INDEX_ADDR(), temp8_), {MicroOp::op, &temp8_})
|
|
||||||
|
|
||||||
#define ADD16(d, s) StdInstr(InternalOperation(8), InternalOperation(6), {MicroOp::ADD16, &s.full, &d.full})
|
|
||||||
#define ADC16(d, s) StdInstr(InternalOperation(8), InternalOperation(6), {MicroOp::ADC16, &s.full, &d.full})
|
|
||||||
#define SBC16(d, s) StdInstr(InternalOperation(8), InternalOperation(6), {MicroOp::SBC16, &s.full, &d.full})
|
|
||||||
|
|
||||||
ProcessorStorage::ProcessorStorage() :
|
|
||||||
halt_mask_(0xff),
|
|
||||||
interrupt_mode_(0),
|
|
||||||
wait_line_(false),
|
|
||||||
request_status_(Interrupt::PowerOn),
|
|
||||||
last_request_status_(Interrupt::PowerOn),
|
|
||||||
irq_line_(false),
|
|
||||||
nmi_line_(false),
|
|
||||||
bus_request_line_(false),
|
|
||||||
pc_increment_(1),
|
|
||||||
scheduled_program_counter_(nullptr) {
|
|
||||||
set_flags(0xff);
|
|
||||||
}
|
|
||||||
|
|
||||||
void ProcessorStorage::install_default_instruction_set() {
|
|
||||||
MicroOp conditional_call_untaken_program[] = Sequence(ReadInc(pc_, temp16_.bytes.high));
|
|
||||||
copy_program(conditional_call_untaken_program, conditional_call_untaken_program_);
|
|
||||||
|
|
||||||
assemble_base_page(base_page_, hl_, false, cb_page_);
|
|
||||||
assemble_base_page(dd_page_, ix_, true, ddcb_page_);
|
|
||||||
assemble_base_page(fd_page_, iy_, true, fdcb_page_);
|
|
||||||
assemble_ed_page(ed_page_);
|
|
||||||
|
|
||||||
fdcb_page_.r_step = 0;
|
|
||||||
fd_page_.is_indexed = true;
|
|
||||||
fdcb_page_.is_indexed = true;
|
|
||||||
|
|
||||||
ddcb_page_.r_step = 0;
|
|
||||||
dd_page_.is_indexed = true;
|
|
||||||
ddcb_page_.is_indexed = true;
|
|
||||||
|
|
||||||
assemble_fetch_decode_execute(base_page_, 4);
|
|
||||||
assemble_fetch_decode_execute(dd_page_, 4);
|
|
||||||
assemble_fetch_decode_execute(fd_page_, 4);
|
|
||||||
assemble_fetch_decode_execute(ed_page_, 4);
|
|
||||||
assemble_fetch_decode_execute(cb_page_, 4);
|
|
||||||
|
|
||||||
assemble_fetch_decode_execute(fdcb_page_, 3);
|
|
||||||
assemble_fetch_decode_execute(ddcb_page_, 3);
|
|
||||||
|
|
||||||
MicroOp reset_program[] = Sequence(InternalOperation(6), {MicroOp::Reset});
|
|
||||||
|
|
||||||
// Justification for NMI timing: per Wilf Rigter on the ZX81 (http://www.user.dccnet.com/wrigter/index_files/ZX81WAIT.htm),
|
|
||||||
// wait cycles occur between T2 and T3 during NMI; extending the refresh cycle is also consistent with my guess
|
|
||||||
// for the action of other non-four-cycle opcode fetches
|
|
||||||
MicroOp nmi_program[] = {
|
|
||||||
{ MicroOp::BeginNMI },
|
|
||||||
BusOp(ReadOpcodeStart()),
|
|
||||||
BusOp(ReadOpcodeWait(true)),
|
|
||||||
BusOp(ReadOpcodeEnd()),
|
|
||||||
BusOp(Refresh(6)),
|
|
||||||
Push(pc_),
|
|
||||||
{ MicroOp::JumpTo66, nullptr, nullptr},
|
|
||||||
{ MicroOp::MoveToNextProgram }
|
|
||||||
};
|
|
||||||
MicroOp irq_mode0_program[] = {
|
|
||||||
{ MicroOp::BeginIRQMode0 },
|
|
||||||
BusOp(IntAckStart(5, operation_)),
|
|
||||||
BusOp(IntWait(operation_)),
|
|
||||||
BusOp(IntAckEnd(operation_)),
|
|
||||||
{ MicroOp::DecodeOperationNoRChange }
|
|
||||||
};
|
|
||||||
MicroOp irq_mode1_program[] = {
|
|
||||||
{ MicroOp::BeginIRQ },
|
|
||||||
BusOp(IntAckStart(7, operation_)), // 7 half cycles (including +
|
|
||||||
BusOp(IntWait(operation_)), // [potentially 2 half cycles] +
|
|
||||||
BusOp(IntAckEnd(operation_)), // Implicitly 3 half cycles +
|
|
||||||
BusOp(Refresh(4)), // 4 half cycles +
|
|
||||||
Push(pc_), // 12 half cycles = 26 half cycles = 13 cycles
|
|
||||||
{ MicroOp::Move16, &temp16_.full, &pc_.full },
|
|
||||||
{ MicroOp::MoveToNextProgram }
|
|
||||||
};
|
|
||||||
MicroOp irq_mode2_program[] = {
|
|
||||||
{ MicroOp::BeginIRQ },
|
|
||||||
BusOp(IntAckStart(7, temp16_.bytes.low)),
|
|
||||||
BusOp(IntWait(temp16_.bytes.low)),
|
|
||||||
BusOp(IntAckEnd(temp16_.bytes.low)),
|
|
||||||
BusOp(Refresh(4)),
|
|
||||||
Push(pc_),
|
|
||||||
{ MicroOp::Move8, &ir_.bytes.high, &temp16_.bytes.high },
|
|
||||||
Read16(temp16_, pc_),
|
|
||||||
{ MicroOp::MoveToNextProgram }
|
|
||||||
};
|
|
||||||
|
|
||||||
copy_program(reset_program, reset_program_);
|
|
||||||
copy_program(nmi_program, nmi_program_);
|
|
||||||
copy_program(irq_mode0_program, irq_program_[0]);
|
|
||||||
copy_program(irq_mode1_program, irq_program_[1]);
|
|
||||||
copy_program(irq_mode2_program, irq_program_[2]);
|
|
||||||
}
|
|
||||||
|
|
||||||
void ProcessorBase::reset_power_on() {
|
void ProcessorBase::reset_power_on() {
|
||||||
request_status_ &= ~Interrupt::PowerOn;
|
request_status_ &= ~Interrupt::PowerOn;
|
||||||
last_request_status_ &= ~Interrupt::PowerOn;
|
last_request_status_ &= ~Interrupt::PowerOn;
|
||||||
@ -354,318 +119,3 @@ void ProcessorBase::set_value_of_register(Register r, uint16_t value) {
|
|||||||
default: break;
|
default: break;
|
||||||
}
|
}
|
||||||
}
|
}
|
||||||
|
|
||||||
PartialMachineCycle::PartialMachineCycle(const PartialMachineCycle &rhs) noexcept :
|
|
||||||
operation(rhs.operation),
|
|
||||||
length(rhs.length),
|
|
||||||
address(rhs.address),
|
|
||||||
value(rhs.value),
|
|
||||||
was_requested(rhs.was_requested) {}
|
|
||||||
PartialMachineCycle::PartialMachineCycle(Operation operation, HalfCycles length, uint16_t *address, uint8_t *value, bool was_requested) noexcept :
|
|
||||||
operation(operation), length(length), address(address), value(value), was_requested(was_requested) {}
|
|
||||||
PartialMachineCycle::PartialMachineCycle() noexcept :
|
|
||||||
operation(Internal), length(0), address(nullptr), value(nullptr), was_requested(false) {}
|
|
||||||
|
|
||||||
|
|
||||||
|
|
||||||
void ProcessorStorage::assemble_ed_page(InstructionPage &target) {
|
|
||||||
#define IN_C(r) StdInstr(Input(bc_, r), {MicroOp::SetInFlags, &r})
|
|
||||||
#define OUT_C(r) StdInstr(Output(bc_, r))
|
|
||||||
#define IN_OUT(r) IN_C(r), OUT_C(r)
|
|
||||||
|
|
||||||
#define NOP_ROW() NOP, NOP, NOP, NOP, NOP, NOP, NOP, NOP, NOP, NOP, NOP, NOP, NOP, NOP, NOP, NOP
|
|
||||||
InstructionTable ed_program_table = {
|
|
||||||
NOP_ROW(), /* 0x00 */
|
|
||||||
NOP_ROW(), /* 0x10 */
|
|
||||||
NOP_ROW(), /* 0x20 */
|
|
||||||
NOP_ROW(), /* 0x30 */
|
|
||||||
/* 0x40 IN B, (C); 0x41 OUT (C), B */ IN_OUT(bc_.bytes.high),
|
|
||||||
/* 0x42 SBC HL, BC */ SBC16(hl_, bc_), /* 0x43 LD (nn), BC */ StdInstr(Read16Inc(pc_, memptr_), Write16(memptr_, bc_)),
|
|
||||||
/* 0x44 NEG */ StdInstr({MicroOp::NEG}), /* 0x45 RETN */ StdInstr(Pop(pc_), {MicroOp::RETN}),
|
|
||||||
/* 0x46 IM 0 */ StdInstr({MicroOp::IM}), /* 0x47 LD I, A */ Instr(6, {MicroOp::Move8, &a_, &ir_.bytes.high}),
|
|
||||||
/* 0x40 IN B, (C); 0x41 OUT (C), B */ IN_OUT(bc_.bytes.low),
|
|
||||||
/* 0x4a ADC HL, BC */ ADC16(hl_, bc_), /* 0x4b LD BC, (nn) */ StdInstr(Read16Inc(pc_, temp16_), Read16(temp16_, bc_)),
|
|
||||||
/* 0x4c NEG */ StdInstr({MicroOp::NEG}), /* 0x4d RETI */ StdInstr(Pop(pc_), {MicroOp::RETN}),
|
|
||||||
/* 0x4e IM 0/1 */ StdInstr({MicroOp::IM}), /* 0x4f LD R, A */ Instr(6, {MicroOp::Move8, &a_, &ir_.bytes.low}),
|
|
||||||
/* 0x40 IN B, (C); 0x41 OUT (C), B */ IN_OUT(de_.bytes.high),
|
|
||||||
/* 0x52 SBC HL, DE */ SBC16(hl_, de_), /* 0x53 LD (nn), DE */ StdInstr(Read16Inc(pc_, memptr_), Write16(memptr_, de_)),
|
|
||||||
/* 0x54 NEG */ StdInstr({MicroOp::NEG}), /* 0x55 RETN */ StdInstr(Pop(pc_), {MicroOp::RETN}),
|
|
||||||
/* 0x56 IM 1 */ StdInstr({MicroOp::IM}), /* 0x57 LD A, I */ Instr(6, {MicroOp::Move8, &ir_.bytes.high, &a_}, {MicroOp::SetAFlags}),
|
|
||||||
/* 0x40 IN B, (C); 0x41 OUT (C), B */ IN_OUT(de_.bytes.low),
|
|
||||||
/* 0x5a ADC HL, DE */ ADC16(hl_, de_), /* 0x5b LD DE, (nn) */ StdInstr(Read16Inc(pc_, temp16_), Read16(temp16_, de_)),
|
|
||||||
/* 0x5c NEG */ StdInstr({MicroOp::NEG}), /* 0x5d RETN */ StdInstr(Pop(pc_), {MicroOp::RETN}),
|
|
||||||
/* 0x5e IM 2 */ StdInstr({MicroOp::IM}), /* 0x5f LD A, R */ Instr(6, {MicroOp::Move8, &ir_.bytes.low, &a_}, {MicroOp::SetAFlags}),
|
|
||||||
/* 0x40 IN B, (C); 0x41 OUT (C), B */ IN_OUT(hl_.bytes.high),
|
|
||||||
/* 0x62 SBC HL, HL */ SBC16(hl_, hl_), /* 0x63 LD (nn), HL */ StdInstr(Read16Inc(pc_, memptr_), Write16(memptr_, hl_)),
|
|
||||||
/* 0x64 NEG */ StdInstr({MicroOp::NEG}), /* 0x65 RETN */ StdInstr(Pop(pc_), {MicroOp::RETN}),
|
|
||||||
/* 0x66 IM 0 */ StdInstr({MicroOp::IM}), /* 0x67 RRD */ StdInstr(Read3(hl_, temp8_), InternalOperation(8), {MicroOp::RRD}, Write3(hl_, temp8_)),
|
|
||||||
/* 0x40 IN B, (C); 0x41 OUT (C), B */ IN_OUT(hl_.bytes.low),
|
|
||||||
/* 0x6a ADC HL, HL */ ADC16(hl_, hl_), /* 0x6b LD HL, (nn) */ StdInstr(Read16Inc(pc_, temp16_), Read16(temp16_, hl_)),
|
|
||||||
/* 0x6c NEG */ StdInstr({MicroOp::NEG}), /* 0x6d RETN */ StdInstr(Pop(pc_), {MicroOp::RETN}),
|
|
||||||
/* 0x6e IM 0/1 */ StdInstr({MicroOp::IM}), /* 0x6f RLD */ StdInstr(Read3(hl_, temp8_), InternalOperation(8), {MicroOp::RLD}, Write3(hl_, temp8_)),
|
|
||||||
/* 0x70 IN (C) */ IN_C(temp8_), /* 0x71 OUT (C), 0 */ StdInstr({MicroOp::SetZero}, Output(bc_, temp8_)),
|
|
||||||
/* 0x72 SBC HL, SP */ SBC16(hl_, sp_), /* 0x73 LD (nn), SP */ StdInstr(Read16Inc(pc_, memptr_), Write16(memptr_, sp_)),
|
|
||||||
/* 0x74 NEG */ StdInstr({MicroOp::NEG}), /* 0x75 RETN */ StdInstr(Pop(pc_), {MicroOp::RETN}),
|
|
||||||
/* 0x76 IM 1 */ StdInstr({MicroOp::IM}), /* 0x77 XX */ NOP,
|
|
||||||
/* 0x40 IN B, (C); 0x41 OUT (C), B */ IN_OUT(a_),
|
|
||||||
/* 0x7a ADC HL, SP */ ADC16(hl_, sp_), /* 0x7b LD SP, (nn) */ StdInstr(Read16Inc(pc_, temp16_), Read16(temp16_, sp_)),
|
|
||||||
/* 0x7c NEG */ StdInstr({MicroOp::NEG}), /* 0x7d RETN */ StdInstr(Pop(pc_), {MicroOp::RETN}),
|
|
||||||
/* 0x7e IM 2 */ StdInstr({MicroOp::IM}), /* 0x7f XX */ NOP,
|
|
||||||
NOP_ROW(), /* 0x80 */
|
|
||||||
NOP_ROW(), /* 0x90 */
|
|
||||||
/* 0xa0 LDI */ StdInstr(Read3(hl_, temp8_), Write5(de_, temp8_), {MicroOp::LDI}),
|
|
||||||
/* 0xa1 CPI */ StdInstr(Read3(hl_, temp8_), InternalOperation(10), {MicroOp::CPI}),
|
|
||||||
/* 0xa2 INI */ Instr(6, Input(bc_, temp8_), Write3(hl_, temp8_), {MicroOp::INI}),
|
|
||||||
/* 0xa3 OTI */ Instr(6, Read3(hl_, temp8_), {MicroOp::OUTI}, Output(bc_, temp8_)),
|
|
||||||
NOP, NOP, NOP, NOP,
|
|
||||||
/* 0xa8 LDD */ StdInstr(Read3(hl_, temp8_), Write5(de_, temp8_), {MicroOp::LDD}),
|
|
||||||
/* 0xa9 CPD */ StdInstr(Read3(hl_, temp8_), InternalOperation(10), {MicroOp::CPD}),
|
|
||||||
/* 0xaa IND */ Instr(6, Input(bc_, temp8_), Write3(hl_, temp8_), {MicroOp::IND}),
|
|
||||||
/* 0xab OTD */ Instr(6, Read3(hl_, temp8_), {MicroOp::OUTD}, Output(bc_, temp8_)),
|
|
||||||
NOP, NOP, NOP, NOP,
|
|
||||||
/* 0xb0 LDIR */ StdInstr(Read3(hl_, temp8_), Write5(de_, temp8_), {MicroOp::LDIR}, InternalOperation(10)),
|
|
||||||
/* 0xb1 CPIR */ StdInstr(Read3(hl_, temp8_), InternalOperation(10), {MicroOp::CPIR}, InternalOperation(10)),
|
|
||||||
/* 0xb2 INIR */ Instr(6, Input(bc_, temp8_), Write3(hl_, temp8_), {MicroOp::INIR}, InternalOperation(10)),
|
|
||||||
/* 0xb3 OTIR */ Instr(6, Read3(hl_, temp8_), {MicroOp::OUTI}, Output(bc_, temp8_), {MicroOp::OUT_R}, InternalOperation(10)),
|
|
||||||
NOP, NOP, NOP, NOP,
|
|
||||||
/* 0xb8 LDDR */ StdInstr(Read3(hl_, temp8_), Write5(de_, temp8_), {MicroOp::LDDR}, InternalOperation(10)),
|
|
||||||
/* 0xb9 CPDR */ StdInstr(Read3(hl_, temp8_), InternalOperation(10), {MicroOp::CPDR}, InternalOperation(10)),
|
|
||||||
/* 0xba INDR */ Instr(6, Input(bc_, temp8_), Write3(hl_, temp8_), {MicroOp::INDR}, InternalOperation(10)),
|
|
||||||
/* 0xbb OTDR */ Instr(6, Read3(hl_, temp8_), {MicroOp::OUTD}, Output(bc_, temp8_), {MicroOp::OUT_R}, InternalOperation(10)),
|
|
||||||
NOP, NOP, NOP, NOP,
|
|
||||||
NOP_ROW(), /* 0xc0 */
|
|
||||||
NOP_ROW(), /* 0xd0 */
|
|
||||||
NOP_ROW(), /* 0xe0 */
|
|
||||||
NOP_ROW(), /* 0xf0 */
|
|
||||||
};
|
|
||||||
assemble_page(target, ed_program_table, false);
|
|
||||||
#undef NOP_ROW
|
|
||||||
}
|
|
||||||
|
|
||||||
void ProcessorStorage::assemble_cb_page(InstructionPage &target, RegisterPair &index, bool add_offsets) {
|
|
||||||
#define OCTO_OP_GROUP(m, x) m(x), m(x), m(x), m(x), m(x), m(x), m(x), m(x)
|
|
||||||
#define CB_PAGE(m, p) m(RLC), m(RRC), m(RL), m(RR), m(SLA), m(SRA), m(SLL), m(SRL), OCTO_OP_GROUP(p, BIT), OCTO_OP_GROUP(m, RES), OCTO_OP_GROUP(m, SET)
|
|
||||||
|
|
||||||
InstructionTable cb_program_table = {
|
|
||||||
/* 0x00 RLC B; 0x01 RLC C; 0x02 RLC D; 0x03 RLC E; 0x04 RLC H; 0x05 RLC L; 0x06 RLC (HL); 0x07 RLC A */
|
|
||||||
/* 0x08 RRC B; 0x09 RRC C; 0x0a RRC D; 0x0b RRC E; 0x0c RRC H; 0x0d RRC L; 0x0e RRC (HL); 0x0f RRC A */
|
|
||||||
/* 0x10 RL B; 0x11 RL C; 0x12 RL D; 0x13 RL E; 0x14 RL H; 0x15 RL L; 0x16 RL (HL); 0x17 RL A */
|
|
||||||
/* 0x18 RR B; 0x99 RR C; 0x1a RR D; 0x1b RR E; 0x1c RR H; 0x1d RR L; 0x1e RR (HL); 0x1f RR A */
|
|
||||||
/* 0x20 SLA B; 0x21 SLA C; 0x22 SLA D; 0x23 SLA E; 0x24 SLA H; 0x25 SLA L; 0x26 SLA (HL); 0x27 SLA A */
|
|
||||||
/* 0x28 SRA B; 0x29 SRA C; 0x2a SRA D; 0x2b SRA E; 0x2c SRA H; 0x2d SRA L; 0x2e SRA (HL); 0x2f SRA A */
|
|
||||||
/* 0x30 SLL B; 0x31 SLL C; 0x32 SLL D; 0x33 SLL E; 0x34 SLL H; 0x35 SLL L; 0x36 SLL (HL); 0x37 SLL A */
|
|
||||||
/* 0x38 SRL B; 0x39 SRL C; 0x3a SRL D; 0x3b SRL E; 0x3c SRL H; 0x3d SRL L; 0x3e SRL (HL); 0x3f SRL A */
|
|
||||||
/* 0x40 – 0x7f: BIT */
|
|
||||||
/* 0x80 – 0xcf: RES */
|
|
||||||
/* 0xd0 – 0xdf: SET */
|
|
||||||
CB_PAGE(MODIFY_OP_GROUP, READ_OP_GROUP_D)
|
|
||||||
};
|
|
||||||
InstructionTable offsets_cb_program_table = {
|
|
||||||
CB_PAGE(IX_MODIFY_OP_GROUP, IX_READ_OP_GROUP)
|
|
||||||
};
|
|
||||||
assemble_page(target, add_offsets ? offsets_cb_program_table : cb_program_table, add_offsets);
|
|
||||||
|
|
||||||
#undef OCTO_OP_GROUP
|
|
||||||
#undef CB_PAGE
|
|
||||||
}
|
|
||||||
|
|
||||||
void ProcessorStorage::assemble_base_page(InstructionPage &target, RegisterPair &index, bool add_offsets, InstructionPage &cb_page) {
|
|
||||||
#define INC_DEC_LD(r) \
|
|
||||||
StdInstr({MicroOp::Increment8, &r}), \
|
|
||||||
StdInstr({MicroOp::Decrement8, &r}), \
|
|
||||||
StdInstr(ReadInc(pc_, r))
|
|
||||||
|
|
||||||
#define INC_INC_DEC_LD(rf, r) \
|
|
||||||
Instr(8, {MicroOp::Increment16, &rf.full}), INC_DEC_LD(r)
|
|
||||||
|
|
||||||
#define DEC_INC_DEC_LD(rf, r) \
|
|
||||||
Instr(8, {MicroOp::Decrement16, &rf.full}), INC_DEC_LD(r)
|
|
||||||
|
|
||||||
InstructionTable base_program_table = {
|
|
||||||
/* 0x00 NOP */ NOP, /* 0x01 LD BC, nn */ StdInstr(Read16Inc(pc_, bc_)),
|
|
||||||
/* 0x02 LD (BC), A */ StdInstr({MicroOp::Move16, &bc_.full, &memptr_.full}, Write3(memptr_, a_)),
|
|
||||||
|
|
||||||
/* 0x03 INC BC; 0x04 INC B; 0x05 DEC B; 0x06 LD B, n */
|
|
||||||
INC_INC_DEC_LD(bc_, bc_.bytes.high),
|
|
||||||
|
|
||||||
/* 0x07 RLCA */ StdInstr({MicroOp::RLCA}),
|
|
||||||
/* 0x08 EX AF, AF' */ StdInstr({MicroOp::ExAFAFDash}), /* 0x09 ADD HL, BC */ ADD16(index, bc_),
|
|
||||||
/* 0x0a LD A, (BC) */ StdInstr({MicroOp::Move16, &bc_.full, &memptr_.full}, Read3(memptr_, a_), Inc16(memptr_)),
|
|
||||||
|
|
||||||
/* 0x0b DEC BC; 0x0c INC C; 0x0d DEC C; 0x0e LD C, n */
|
|
||||||
DEC_INC_DEC_LD(bc_, bc_.bytes.low),
|
|
||||||
|
|
||||||
/* 0x0f RRCA */ StdInstr({MicroOp::RRCA}),
|
|
||||||
/* 0x10 DJNZ */ Instr(6, ReadInc(pc_, temp8_), {MicroOp::DJNZ}, InternalOperation(10), {MicroOp::CalculateIndexAddress, &pc_.full}, {MicroOp::Move16, &memptr_.full, &pc_.full}),
|
|
||||||
/* 0x11 LD DE, nn */ StdInstr(Read16Inc(pc_, de_)),
|
|
||||||
/* 0x12 LD (DE), A */ StdInstr({MicroOp::Move16, &de_.full, &memptr_.full}, Write3(memptr_, a_)),
|
|
||||||
|
|
||||||
/* 0x13 INC DE; 0x14 INC D; 0x15 DEC D; 0x16 LD D, n */
|
|
||||||
INC_INC_DEC_LD(de_, de_.bytes.high),
|
|
||||||
|
|
||||||
/* 0x17 RLA */ StdInstr({MicroOp::RLA}),
|
|
||||||
/* 0x18 JR */ StdInstr(ReadInc(pc_, temp8_), InternalOperation(10), {MicroOp::CalculateIndexAddress, &pc_.full}, {MicroOp::Move16, &memptr_.full, &pc_.full}),
|
|
||||||
/* 0x19 ADD HL, DE */ ADD16(index, de_),
|
|
||||||
/* 0x1a LD A, (DE) */ StdInstr({MicroOp::Move16, &de_.full, &memptr_.full}, Read3(memptr_, a_), Inc16(memptr_)),
|
|
||||||
|
|
||||||
/* 0x1b DEC DE; 0x1c INC E; 0x1d DEC E; 0x1e LD E, n */
|
|
||||||
DEC_INC_DEC_LD(de_, de_.bytes.low),
|
|
||||||
|
|
||||||
/* 0x1f RRA */ StdInstr({MicroOp::RRA}),
|
|
||||||
/* 0x20 JR NZ */ JR(TestNZ), /* 0x21 LD HL, nn */ StdInstr(Read16Inc(pc_, index)),
|
|
||||||
/* 0x22 LD (nn), HL */ StdInstr(Read16Inc(pc_, memptr_), Write16(memptr_, index)),
|
|
||||||
|
|
||||||
/* 0x23 INC HL; 0x24 INC H; 0x25 DEC H; 0x26 LD H, n */
|
|
||||||
INC_INC_DEC_LD(index, index.bytes.high),
|
|
||||||
|
|
||||||
/* 0x27 DAA */ StdInstr({MicroOp::DAA}),
|
|
||||||
/* 0x28 JR Z */ JR(TestZ), /* 0x29 ADD HL, HL */ ADD16(index, index),
|
|
||||||
/* 0x2a LD HL, (nn) */ StdInstr(Read16Inc(pc_, temp16_), Read16(temp16_, index)),
|
|
||||||
|
|
||||||
/* 0x2b DEC HL; 0x2c INC L; 0x2d DEC L; 0x2e LD L, n */
|
|
||||||
DEC_INC_DEC_LD(index, index.bytes.low),
|
|
||||||
|
|
||||||
/* 0x2f CPL */ StdInstr({MicroOp::CPL}),
|
|
||||||
/* 0x30 JR NC */ JR(TestNC), /* 0x31 LD SP, nn */ StdInstr(Read16Inc(pc_, sp_)),
|
|
||||||
/* 0x32 LD (nn), A */ StdInstr(Read16Inc(pc_, temp16_), Write3(temp16_, a_)),
|
|
||||||
/* 0x33 INC SP */ Instr(8, {MicroOp::Increment16, &sp_.full}),
|
|
||||||
/* 0x34 INC (HL) */ StdInstr(INDEX(), Read4(INDEX_ADDR(), temp8_), {MicroOp::Increment8, &temp8_}, Write3(INDEX_ADDR(), temp8_)),
|
|
||||||
/* 0x35 DEC (HL) */ StdInstr(INDEX(), Read4(INDEX_ADDR(), temp8_), {MicroOp::Decrement8, &temp8_}, Write3(INDEX_ADDR(), temp8_)),
|
|
||||||
/* 0x36 LD (HL), n */ StdInstr(ReadInc(pc_, temp8_), Write3(INDEX_ADDR(), temp8_)),
|
|
||||||
/* 0x37 SCF */ StdInstr({MicroOp::SCF}),
|
|
||||||
/* 0x38 JR C */ JR(TestC),
|
|
||||||
/* 0x39 ADD HL, SP */ ADD16(index, sp_),
|
|
||||||
/* 0x3a LD A, (nn) */ StdInstr(Read16Inc(pc_, memptr_), Read3(memptr_, a_), Inc16(memptr_)),
|
|
||||||
/* 0x3b DEC SP */ Instr(8, {MicroOp::Decrement16, &sp_.full}),
|
|
||||||
|
|
||||||
/* 0x3c INC A; 0x3d DEC A; 0x3e LD A, n */
|
|
||||||
INC_DEC_LD(a_),
|
|
||||||
|
|
||||||
/* 0x3f CCF */ StdInstr({MicroOp::CCF}),
|
|
||||||
|
|
||||||
/* 0x40 LD B, B; 0x41 LD B, C; 0x42 LD B, D; 0x43 LD B, E; 0x44 LD B, H; 0x45 LD B, L; 0x46 LD B, (HL); 0x47 LD B, A */
|
|
||||||
LD_GROUP(bc_.bytes.high, bc_.bytes.high),
|
|
||||||
|
|
||||||
/* 0x48 LD C, B; 0x49 LD C, C; 0x4a LD C, D; 0x4b LD C, E; 0x4c LD C, H; 0x4d LD C, L; 0x4e LD C, (HL); 0x4f LD C, A */
|
|
||||||
LD_GROUP(bc_.bytes.low, bc_.bytes.low),
|
|
||||||
|
|
||||||
/* 0x50 LD D, B; 0x51 LD D, C; 0x52 LD D, D; 0x53 LD D, E; 0x54 LD D, H; 0x55 LD D, L; 0x56 LD D, (HL); 0x57 LD D, A */
|
|
||||||
LD_GROUP(de_.bytes.high, de_.bytes.high),
|
|
||||||
|
|
||||||
/* 0x58 LD E, B; 0x59 LD E, C; 0x5a LD E, D; 0x5b LD E, E; 0x5c LD E, H; 0x5d LD E, L; 0x5e LD E, (HL); 0x5f LD E, A */
|
|
||||||
LD_GROUP(de_.bytes.low, de_.bytes.low),
|
|
||||||
|
|
||||||
/* 0x60 LD H, B; 0x61 LD H, C; 0x62 LD H, D; 0x63 LD H, E; 0x64 LD H, H; 0x65 LD H, L; 0x66 LD H, (HL); 0x67 LD H, A */
|
|
||||||
LD_GROUP(index.bytes.high, hl_.bytes.high),
|
|
||||||
|
|
||||||
/* 0x68 LD L, B; 0x69 LD L, C; 0x6a LD L, D; 0x6b LD L, E; 0x6c LD L, H; 0x6d LD H, L; 0x6e LD L, (HL); 0x6f LD L, A */
|
|
||||||
LD_GROUP(index.bytes.low, hl_.bytes.low),
|
|
||||||
|
|
||||||
/* 0x70 LD (HL), B */ StdInstr(INDEX(), Write3(INDEX_ADDR(), bc_.bytes.high)),
|
|
||||||
/* 0x71 LD (HL), C */ StdInstr(INDEX(), Write3(INDEX_ADDR(), bc_.bytes.low)),
|
|
||||||
/* 0x72 LD (HL), D */ StdInstr(INDEX(), Write3(INDEX_ADDR(), de_.bytes.high)),
|
|
||||||
/* 0x73 LD (HL), E */ StdInstr(INDEX(), Write3(INDEX_ADDR(), de_.bytes.low)),
|
|
||||||
/* 0x74 LD (HL), H */ StdInstr(INDEX(), Write3(INDEX_ADDR(), hl_.bytes.high)), // neither of these stores parts of the index register;
|
|
||||||
/* 0x75 LD (HL), L */ StdInstr(INDEX(), Write3(INDEX_ADDR(), hl_.bytes.low)), // they always store exactly H and L.
|
|
||||||
/* 0x76 HALT */ StdInstr({MicroOp::HALT}),
|
|
||||||
/* 0x77 LD (HL), A */ StdInstr(INDEX(), Write3(INDEX_ADDR(), a_)),
|
|
||||||
|
|
||||||
/* 0x78 LD A, B; 0x79 LD A, C; 0x7a LD A, D; 0x7b LD A, E; 0x7c LD A, H; 0x7d LD A, L; 0x7e LD A, (HL); 0x7f LD A, A */
|
|
||||||
LD_GROUP(a_, a_),
|
|
||||||
|
|
||||||
/* 0x80 ADD B; 0x81 ADD C; 0x82 ADD D; 0x83 ADD E; 0x84 ADD H; 0x85 ADD L; 0x86 ADD (HL); 0x87 ADD A */
|
|
||||||
READ_OP_GROUP(ADD8),
|
|
||||||
|
|
||||||
/* 0x88 ADC B; 0x89 ADC C; 0x8a ADC D; 0x8b ADC E; 0x8c ADC H; 0x8d ADC L; 0x8e ADC (HL); 0x8f ADC A */
|
|
||||||
READ_OP_GROUP(ADC8),
|
|
||||||
|
|
||||||
/* 0x90 SUB B; 0x91 SUB C; 0x92 SUB D; 0x93 SUB E; 0x94 SUB H; 0x95 SUB L; 0x96 SUB (HL); 0x97 SUB A */
|
|
||||||
READ_OP_GROUP(SUB8),
|
|
||||||
|
|
||||||
/* 0x98 SBC B; 0x99 SBC C; 0x9a SBC D; 0x9b SBC E; 0x9c SBC H; 0x9d SBC L; 0x9e SBC (HL); 0x9f SBC A */
|
|
||||||
READ_OP_GROUP(SBC8),
|
|
||||||
|
|
||||||
/* 0xa0 AND B; 0xa1 AND C; 0xa2 AND D; 0xa3 AND E; 0xa4 AND H; 0xa5 AND L; 0xa6 AND (HL); 0xa7 AND A */
|
|
||||||
READ_OP_GROUP(And),
|
|
||||||
|
|
||||||
/* 0xa8 XOR B; 0xa9 XOR C; 0xaa XOR D; 0xab XOR E; 0xac XOR H; 0xad XOR L; 0xae XOR (HL); 0xaf XOR A */
|
|
||||||
READ_OP_GROUP(Xor),
|
|
||||||
|
|
||||||
/* 0xb0 OR B; 0xb1 OR C; 0xb2 OR D; 0xb3 OR E; 0xb4 OR H; 0xb5 OR L; 0xb6 OR (HL); 0xb7 OR A */
|
|
||||||
READ_OP_GROUP(Or),
|
|
||||||
|
|
||||||
/* 0xb8 CP B; 0xb9 CP C; 0xba CP D; 0xbb CP E; 0xbc CP H; 0xbd CP L; 0xbe CP (HL); 0xbf CP A */
|
|
||||||
READ_OP_GROUP(CP8),
|
|
||||||
|
|
||||||
/* 0xc0 RET NZ */ RET(TestNZ), /* 0xc1 POP BC */ StdInstr(Pop(bc_)),
|
|
||||||
/* 0xc2 JP NZ */ JP(TestNZ), /* 0xc3 JP nn */ StdInstr(Read16(pc_, temp16_), {MicroOp::Move16, &temp16_.full, &pc_.full}),
|
|
||||||
/* 0xc4 CALL NZ */ CALL(TestNZ), /* 0xc5 PUSH BC */ Instr(6, Push(bc_)),
|
|
||||||
/* 0xc6 ADD A, n */ StdInstr(ReadInc(pc_, temp8_), {MicroOp::ADD8, &temp8_}),
|
|
||||||
/* 0xc7 RST 00h */ RST(),
|
|
||||||
/* 0xc8 RET Z */ RET(TestZ), /* 0xc9 RET */ StdInstr(Pop(pc_)),
|
|
||||||
/* 0xca JP Z */ JP(TestZ), /* 0xcb [CB page] */StdInstr(FINDEX(), {MicroOp::SetInstructionPage, &cb_page}),
|
|
||||||
/* 0xcc CALL Z */ CALL(TestZ), /* 0xcd CALL */ StdInstr(ReadInc(pc_, temp16_.bytes.low), Read4Inc(pc_, temp16_.bytes.high), Push(pc_), {MicroOp::Move16, &temp16_.full, &pc_.full}),
|
|
||||||
/* 0xce ADC A, n */ StdInstr(ReadInc(pc_, temp8_), {MicroOp::ADC8, &temp8_}),
|
|
||||||
/* 0xcf RST 08h */ RST(),
|
|
||||||
/* 0xd0 RET NC */ RET(TestNC), /* 0xd1 POP DE */ StdInstr(Pop(de_)),
|
|
||||||
/* 0xd2 JP NC */ JP(TestNC), /* 0xd3 OUT (n), A */StdInstr(ReadInc(pc_, temp16_.bytes.low), {MicroOp::Move8, &a_, &temp16_.bytes.high}, Output(temp16_, a_)),
|
|
||||||
/* 0xd4 CALL NC */ CALL(TestNC), /* 0xd5 PUSH DE */ Instr(6, Push(de_)),
|
|
||||||
/* 0xd6 SUB n */ StdInstr(ReadInc(pc_, temp8_), {MicroOp::SUB8, &temp8_}),
|
|
||||||
/* 0xd7 RST 10h */ RST(),
|
|
||||||
/* 0xd8 RET C */ RET(TestC), /* 0xd9 EXX */ StdInstr({MicroOp::EXX}),
|
|
||||||
/* 0xda JP C */ JP(TestC), /* 0xdb IN A, (n) */StdInstr(ReadInc(pc_, temp16_.bytes.low), {MicroOp::Move8, &a_, &temp16_.bytes.high}, Input(temp16_, a_)),
|
|
||||||
/* 0xdc CALL C */ CALL(TestC), /* 0xdd [DD page] */StdInstr({MicroOp::SetInstructionPage, &dd_page_}),
|
|
||||||
/* 0xde SBC A, n */ StdInstr(ReadInc(pc_, temp8_), {MicroOp::SBC8, &temp8_}),
|
|
||||||
/* 0xdf RST 18h */ RST(),
|
|
||||||
/* 0xe0 RET PO */ RET(TestPO), /* 0xe1 POP HL */ StdInstr(Pop(index)),
|
|
||||||
/* 0xe2 JP PO */ JP(TestPO), /* 0xe3 EX (SP), HL */StdInstr(Pop7(memptr_), Push8(index), {MicroOp::Move16, &memptr_.full, &index.full}),
|
|
||||||
/* 0xe4 CALL PO */ CALL(TestPO), /* 0xe5 PUSH HL */ Instr(6, Push(index)),
|
|
||||||
/* 0xe6 AND n */ StdInstr(ReadInc(pc_, temp8_), {MicroOp::And, &temp8_}),
|
|
||||||
/* 0xe7 RST 20h */ RST(),
|
|
||||||
/* 0xe8 RET PE */ RET(TestPE), /* 0xe9 JP (HL) */ StdInstr({MicroOp::Move16, &index.full, &pc_.full}),
|
|
||||||
/* 0xea JP PE */ JP(TestPE), /* 0xeb EX DE, HL */StdInstr({MicroOp::ExDEHL}),
|
|
||||||
/* 0xec CALL PE */ CALL(TestPE), /* 0xed [ED page] */StdInstr({MicroOp::SetInstructionPage, &ed_page_}),
|
|
||||||
/* 0xee XOR n */ StdInstr(ReadInc(pc_, temp8_), {MicroOp::Xor, &temp8_}),
|
|
||||||
/* 0xef RST 28h */ RST(),
|
|
||||||
/* 0xf0 RET p */ RET(TestP), /* 0xf1 POP AF */ StdInstr(Pop(temp16_), {MicroOp::DisassembleAF}),
|
|
||||||
/* 0xf2 JP P */ JP(TestP), /* 0xf3 DI */ StdInstr({MicroOp::DI}),
|
|
||||||
/* 0xf4 CALL P */ CALL(TestP), /* 0xf5 PUSH AF */ Instr(6, {MicroOp::AssembleAF}, Push(temp16_)),
|
|
||||||
/* 0xf6 OR n */ StdInstr(ReadInc(pc_, temp8_), {MicroOp::Or, &temp8_}),
|
|
||||||
/* 0xf7 RST 30h */ RST(),
|
|
||||||
/* 0xf8 RET M */ RET(TestM), /* 0xf9 LD SP, HL */Instr(8, {MicroOp::Move16, &index.full, &sp_.full}),
|
|
||||||
/* 0xfa JP M */ JP(TestM), /* 0xfb EI */ StdInstr({MicroOp::EI}),
|
|
||||||
/* 0xfc CALL M */ CALL(TestM), /* 0xfd [FD page] */StdInstr({MicroOp::SetInstructionPage, &fd_page_}),
|
|
||||||
/* 0xfe CP n */ StdInstr(ReadInc(pc_, temp8_), {MicroOp::CP8, &temp8_}),
|
|
||||||
/* 0xff RST 38h */ RST(),
|
|
||||||
};
|
|
||||||
|
|
||||||
if(add_offsets) {
|
|
||||||
// The indexed version of 0x36 differs substantially from the non-indexed by building index calculation into
|
|
||||||
// the cycle that fetches the final operand. So patch in a different microprogram if building an indexed table.
|
|
||||||
InstructionTable copy_table = {
|
|
||||||
StdInstr(FINDEX(), Read5Inc(pc_, temp8_), Write3(INDEX_ADDR(), temp8_))
|
|
||||||
};
|
|
||||||
memcpy(&base_program_table[0x36], ©_table[0], sizeof(copy_table[0]));
|
|
||||||
}
|
|
||||||
|
|
||||||
assemble_cb_page(cb_page, index, add_offsets);
|
|
||||||
assemble_page(target, base_program_table, add_offsets);
|
|
||||||
}
|
|
||||||
|
|
||||||
void ProcessorStorage::assemble_fetch_decode_execute(InstructionPage &target, int length) {
|
|
||||||
const MicroOp normal_fetch_decode_execute[] = {
|
|
||||||
BusOp(ReadOpcodeStart()),
|
|
||||||
BusOp(ReadOpcodeWait(true)),
|
|
||||||
BusOp(ReadOpcodeEnd()),
|
|
||||||
{ MicroOp::DecodeOperation }
|
|
||||||
};
|
|
||||||
const MicroOp short_fetch_decode_execute[] = {
|
|
||||||
BusOp(ReadOpcodeStart()),
|
|
||||||
BusOp(ReadOpcodeWait(false)),
|
|
||||||
BusOp(ReadOpcodeWait(true)),
|
|
||||||
BusOp(ReadOpcodeEnd()),
|
|
||||||
{ MicroOp::DecodeOperation }
|
|
||||||
};
|
|
||||||
copy_program((length == 4) ? normal_fetch_decode_execute : short_fetch_decode_execute, target.fetch_decode_execute);
|
|
||||||
target.fetch_decode_execute_data = target.fetch_decode_execute.data();
|
|
||||||
}
|
|
||||||
|
548
Processors/Z80/Implementation/Z80Storage.cpp
Normal file
548
Processors/Z80/Implementation/Z80Storage.cpp
Normal file
@ -0,0 +1,548 @@
|
|||||||
|
//
|
||||||
|
// Z80Storage.cpp
|
||||||
|
// Clock Signal
|
||||||
|
//
|
||||||
|
// Created by Thomas Harte on 04/09/2017.
|
||||||
|
// Copyright © 2017 Thomas Harte. All rights reserved.
|
||||||
|
//
|
||||||
|
|
||||||
|
#include "../Z80.hpp"
|
||||||
|
|
||||||
|
using namespace CPU::Z80;
|
||||||
|
|
||||||
|
ProcessorStorage::ProcessorStorage() :
|
||||||
|
halt_mask_(0xff),
|
||||||
|
interrupt_mode_(0),
|
||||||
|
wait_line_(false),
|
||||||
|
request_status_(Interrupt::PowerOn),
|
||||||
|
last_request_status_(Interrupt::PowerOn),
|
||||||
|
irq_line_(false),
|
||||||
|
nmi_line_(false),
|
||||||
|
bus_request_line_(false),
|
||||||
|
pc_increment_(1),
|
||||||
|
scheduled_program_counter_(nullptr) {
|
||||||
|
set_flags(0xff);
|
||||||
|
}
|
||||||
|
|
||||||
|
// Elemental bus operations
|
||||||
|
#define ReadOpcodeStart() PartialMachineCycle(PartialMachineCycle::ReadOpcodeStart, HalfCycles(3), &pc_.full, &operation_, false)
|
||||||
|
#define ReadOpcodeWait(f) PartialMachineCycle(PartialMachineCycle::ReadOpcodeWait, HalfCycles(2), &pc_.full, &operation_, f)
|
||||||
|
#define ReadOpcodeEnd() PartialMachineCycle(PartialMachineCycle::ReadOpcode, HalfCycles(1), &pc_.full, &operation_, false)
|
||||||
|
|
||||||
|
#define Refresh(len) PartialMachineCycle(PartialMachineCycle::Refresh, HalfCycles(len), &refresh_addr_.full, nullptr, false)
|
||||||
|
|
||||||
|
#define ReadStart(addr, val) PartialMachineCycle(PartialMachineCycle::ReadStart, HalfCycles(3), &addr.full, &val, false)
|
||||||
|
#define ReadWait(l, addr, val, f) PartialMachineCycle(PartialMachineCycle::ReadWait, HalfCycles(l), &addr.full, &val, f)
|
||||||
|
#define ReadEnd(addr, val) PartialMachineCycle(PartialMachineCycle::Read, HalfCycles(3), &addr.full, &val, false)
|
||||||
|
|
||||||
|
#define WriteStart(addr, val) PartialMachineCycle(PartialMachineCycle::WriteStart,HalfCycles(3), &addr.full, &val, false)
|
||||||
|
#define WriteWait(l, addr, val, f) PartialMachineCycle(PartialMachineCycle::WriteWait, HalfCycles(l), &addr.full, &val, f)
|
||||||
|
#define WriteEnd(addr, val) PartialMachineCycle(PartialMachineCycle::Write, HalfCycles(3), &addr.full, &val, false)
|
||||||
|
|
||||||
|
#define InputStart(addr, val) PartialMachineCycle(PartialMachineCycle::InputStart, HalfCycles(3), &addr.full, &val, false)
|
||||||
|
#define InputWait(addr, val, f) PartialMachineCycle(PartialMachineCycle::InputWait, HalfCycles(2), &addr.full, &val, f)
|
||||||
|
#define InputEnd(addr, val) PartialMachineCycle(PartialMachineCycle::Input, HalfCycles(3), &addr.full, &val, false)
|
||||||
|
|
||||||
|
#define OutputStart(addr, val) PartialMachineCycle(PartialMachineCycle::OutputStart, HalfCycles(3), &addr.full, &val, false)
|
||||||
|
#define OutputWait(addr, val, f) PartialMachineCycle(PartialMachineCycle::OutputWait, HalfCycles(2), &addr.full, &val, f)
|
||||||
|
#define OutputEnd(addr, val) PartialMachineCycle(PartialMachineCycle::Output, HalfCycles(3), &addr.full, &val, false)
|
||||||
|
|
||||||
|
#define IntAckStart(length, val) PartialMachineCycle(PartialMachineCycle::InterruptStart, HalfCycles(length), nullptr, &val, false)
|
||||||
|
#define IntWait(val) PartialMachineCycle(PartialMachineCycle::InterruptWait, HalfCycles(2), nullptr, &val, true)
|
||||||
|
#define IntAckEnd(val) PartialMachineCycle(PartialMachineCycle::Interrupt, HalfCycles(3), nullptr, &val, false)
|
||||||
|
|
||||||
|
|
||||||
|
// A wrapper to express a bus operation as a micro-op
|
||||||
|
#define BusOp(op) {MicroOp::BusOperation, nullptr, nullptr, op}
|
||||||
|
|
||||||
|
// Compound bus operations, as micro-ops
|
||||||
|
#define Read3(addr, val) BusOp(ReadStart(addr, val)), BusOp(ReadWait(2, addr, val, true)), BusOp(ReadEnd(addr, val))
|
||||||
|
#define Read4(addr, val) BusOp(ReadStart(addr, val)), BusOp(ReadWait(2, addr, val, false)), BusOp(ReadWait(2, addr, val, true)), BusOp(ReadEnd(addr, val))
|
||||||
|
#define Read5(addr, val) BusOp(ReadStart(addr, val)), BusOp(ReadWait(4, addr, val, false)), BusOp(ReadWait(2, addr, val, true)), BusOp(ReadEnd(addr, val))
|
||||||
|
|
||||||
|
#define Write3(addr, val) BusOp(WriteStart(addr, val)), BusOp(WriteWait(2, addr, val, true)), BusOp(WriteEnd(addr, val))
|
||||||
|
#define Write5(addr, val) BusOp(WriteStart(addr, val)), BusOp(WriteWait(4, addr, val, false)), BusOp(WriteWait(2, addr, val, true)), BusOp(WriteEnd(addr, val))
|
||||||
|
|
||||||
|
#define Input(addr, val) BusOp(InputStart(addr, val)), BusOp(InputWait(addr, val, false)), BusOp(InputWait(addr, val, true)), BusOp(InputEnd(addr, val))
|
||||||
|
#define Output(addr, val) BusOp(OutputStart(addr, val)), BusOp(OutputWait(addr, val, false)), BusOp(OutputWait(addr, val, true)), BusOp(OutputEnd(addr, val))
|
||||||
|
#define InternalOperation(len) {MicroOp::BusOperation, nullptr, nullptr, {PartialMachineCycle::Internal, HalfCycles(len), nullptr, nullptr, false}}
|
||||||
|
|
||||||
|
/// A sequence is a series of micro-ops that ends in a move-to-next-program operation.
|
||||||
|
#define Sequence(...) { __VA_ARGS__, {MicroOp::MoveToNextProgram} }
|
||||||
|
|
||||||
|
/// An instruction is the part of an instruction that follows instruction fetch; it should include two or more refresh cycles and then the work of the instruction.
|
||||||
|
#define Instr(r, ...) Sequence(BusOp(Refresh(r)), __VA_ARGS__)
|
||||||
|
|
||||||
|
/// A standard instruction is one with the most normal timing: two cycles of refresh, then the work.
|
||||||
|
#define StdInstr(...) Instr(4, __VA_ARGS__)
|
||||||
|
|
||||||
|
// Assumption made: those instructions that are rated with an opcode fetch greater than four cycles spend the extra time
|
||||||
|
// providing a lengthened refresh cycle. I assume this because the CPU doesn't have foresight and presumably spends the
|
||||||
|
// normal refresh time decoding. So if it gets to cycle four and realises it has two more cycles of work, I have assumed
|
||||||
|
// it simply maintains the refresh state for an extra two cycles.
|
||||||
|
|
||||||
|
/* The following are helper macros that define common parts of instructions */
|
||||||
|
#define Inc16(r) {(&r == &pc_) ? MicroOp::IncrementPC : MicroOp::Increment16, &r.full}
|
||||||
|
|
||||||
|
#define ReadInc(addr, val) Read3(addr, val), Inc16(addr)
|
||||||
|
#define Read4Inc(addr, val) Read4(addr, val), Inc16(addr)
|
||||||
|
#define Read5Inc(addr, val) Read5(addr, val), Inc16(addr)
|
||||||
|
#define WriteInc(addr, val) Write3(addr, val), {MicroOp::Increment16, &addr.full}
|
||||||
|
|
||||||
|
#define Read16Inc(addr, val) ReadInc(addr, val.bytes.low), ReadInc(addr, val.bytes.high)
|
||||||
|
#define Read16(addr, val) ReadInc(addr, val.bytes.low), Read3(addr, val.bytes.high)
|
||||||
|
|
||||||
|
#define Write16(addr, val) WriteInc(addr, val.bytes.low), Write3(addr, val.bytes.high)
|
||||||
|
|
||||||
|
#define INDEX() {MicroOp::IndexedPlaceHolder}, ReadInc(pc_, temp8_), InternalOperation(10), {MicroOp::CalculateIndexAddress, &index}
|
||||||
|
#define FINDEX() {MicroOp::IndexedPlaceHolder}, ReadInc(pc_, temp8_), {MicroOp::CalculateIndexAddress, &index}
|
||||||
|
#define INDEX_ADDR() (add_offsets ? memptr_ : index)
|
||||||
|
|
||||||
|
#define Push(x) {MicroOp::Decrement16, &sp_.full}, Write3(sp_, x.bytes.high), {MicroOp::Decrement16, &sp_.full}, Write3(sp_, x.bytes.low)
|
||||||
|
#define Pop(x) Read3(sp_, x.bytes.low), {MicroOp::Increment16, &sp_.full}, Read3(sp_, x.bytes.high), {MicroOp::Increment16, &sp_.full}
|
||||||
|
|
||||||
|
#define Push8(x) {MicroOp::Decrement16, &sp_.full}, Write3(sp_, x.bytes.high), {MicroOp::Decrement16, &sp_.full}, Write5(sp_, x.bytes.low)
|
||||||
|
#define Pop7(x) Read3(sp_, x.bytes.low), {MicroOp::Increment16, &sp_.full}, Read4(sp_, x.bytes.high), {MicroOp::Increment16, &sp_.full}
|
||||||
|
|
||||||
|
/* The following are actual instructions */
|
||||||
|
#define NOP Sequence(BusOp(Refresh(4)))
|
||||||
|
|
||||||
|
#define JP(cc) StdInstr(Read16Inc(pc_, temp16_), {MicroOp::cc, nullptr}, {MicroOp::Move16, &temp16_.full, &pc_.full})
|
||||||
|
#define CALL(cc) StdInstr(ReadInc(pc_, temp16_.bytes.low), {MicroOp::cc, conditional_call_untaken_program_.data()}, Read4Inc(pc_, temp16_.bytes.high), Push(pc_), {MicroOp::Move16, &temp16_.full, &pc_.full})
|
||||||
|
#define RET(cc) Instr(6, {MicroOp::cc, nullptr}, Pop(memptr_), {MicroOp::Move16, &memptr_.full, &pc_.full})
|
||||||
|
#define JR(cc) StdInstr(ReadInc(pc_, temp8_), {MicroOp::cc, nullptr}, InternalOperation(10), {MicroOp::CalculateIndexAddress, &pc_.full}, {MicroOp::Move16, &memptr_.full, &pc_.full})
|
||||||
|
#define RST() Instr(6, {MicroOp::CalculateRSTDestination}, Push(pc_), {MicroOp::Move16, &memptr_.full, &pc_.full})
|
||||||
|
#define LD(a, b) StdInstr({MicroOp::Move8, &b, &a})
|
||||||
|
|
||||||
|
#define LD_GROUP(r, ri) \
|
||||||
|
LD(r, bc_.bytes.high), LD(r, bc_.bytes.low), LD(r, de_.bytes.high), LD(r, de_.bytes.low), \
|
||||||
|
LD(r, index.bytes.high), LD(r, index.bytes.low), \
|
||||||
|
StdInstr(INDEX(), Read3(INDEX_ADDR(), temp8_), {MicroOp::Move8, &temp8_, &ri}), \
|
||||||
|
LD(r, a_)
|
||||||
|
|
||||||
|
#define READ_OP_GROUP(op) \
|
||||||
|
StdInstr({MicroOp::op, &bc_.bytes.high}), StdInstr({MicroOp::op, &bc_.bytes.low}), \
|
||||||
|
StdInstr({MicroOp::op, &de_.bytes.high}), StdInstr({MicroOp::op, &de_.bytes.low}), \
|
||||||
|
StdInstr({MicroOp::op, &index.bytes.high}), StdInstr({MicroOp::op, &index.bytes.low}), \
|
||||||
|
StdInstr(INDEX(), Read3(INDEX_ADDR(), temp8_), {MicroOp::op, &temp8_}), \
|
||||||
|
StdInstr({MicroOp::op, &a_})
|
||||||
|
|
||||||
|
#define READ_OP_GROUP_D(op) \
|
||||||
|
StdInstr({MicroOp::op, &bc_.bytes.high}), StdInstr({MicroOp::op, &bc_.bytes.low}), \
|
||||||
|
StdInstr({MicroOp::op, &de_.bytes.high}), StdInstr({MicroOp::op, &de_.bytes.low}), \
|
||||||
|
StdInstr({MicroOp::op, &index.bytes.high}), StdInstr({MicroOp::op, &index.bytes.low}), \
|
||||||
|
StdInstr(INDEX(), Read4(INDEX_ADDR(), temp8_), {MicroOp::op, &temp8_}), \
|
||||||
|
StdInstr({MicroOp::op, &a_})
|
||||||
|
|
||||||
|
#define RMW(x, op, ...) StdInstr(INDEX(), Read4(INDEX_ADDR(), x), {MicroOp::op, &x}, Write3(INDEX_ADDR(), x))
|
||||||
|
#define RMWI(x, op, ...) StdInstr(Read4(INDEX_ADDR(), x), {MicroOp::op, &x}, Write3(INDEX_ADDR(), x))
|
||||||
|
|
||||||
|
#define MODIFY_OP_GROUP(op) \
|
||||||
|
StdInstr({MicroOp::op, &bc_.bytes.high}), StdInstr({MicroOp::op, &bc_.bytes.low}), \
|
||||||
|
StdInstr({MicroOp::op, &de_.bytes.high}), StdInstr({MicroOp::op, &de_.bytes.low}), \
|
||||||
|
StdInstr({MicroOp::op, &index.bytes.high}), StdInstr({MicroOp::op, &index.bytes.low}), \
|
||||||
|
RMW(temp8_, op), \
|
||||||
|
StdInstr({MicroOp::op, &a_})
|
||||||
|
|
||||||
|
#define IX_MODIFY_OP_GROUP(op) \
|
||||||
|
RMWI(bc_.bytes.high, op), \
|
||||||
|
RMWI(bc_.bytes.low, op), \
|
||||||
|
RMWI(de_.bytes.high, op), \
|
||||||
|
RMWI(de_.bytes.low, op), \
|
||||||
|
RMWI(hl_.bytes.high, op), \
|
||||||
|
RMWI(hl_.bytes.low, op), \
|
||||||
|
RMWI(temp8_, op), \
|
||||||
|
RMWI(a_, op)
|
||||||
|
|
||||||
|
#define IX_READ_OP_GROUP(op) \
|
||||||
|
StdInstr(Read4(INDEX_ADDR(), temp8_), {MicroOp::op, &temp8_}), \
|
||||||
|
StdInstr(Read4(INDEX_ADDR(), temp8_), {MicroOp::op, &temp8_}), \
|
||||||
|
StdInstr(Read4(INDEX_ADDR(), temp8_), {MicroOp::op, &temp8_}), \
|
||||||
|
StdInstr(Read4(INDEX_ADDR(), temp8_), {MicroOp::op, &temp8_}), \
|
||||||
|
StdInstr(Read4(INDEX_ADDR(), temp8_), {MicroOp::op, &temp8_}), \
|
||||||
|
StdInstr(Read4(INDEX_ADDR(), temp8_), {MicroOp::op, &temp8_}), \
|
||||||
|
StdInstr(Read4(INDEX_ADDR(), temp8_), {MicroOp::op, &temp8_}), \
|
||||||
|
StdInstr(Read4(INDEX_ADDR(), temp8_), {MicroOp::op, &temp8_})
|
||||||
|
|
||||||
|
#define ADD16(d, s) StdInstr(InternalOperation(8), InternalOperation(6), {MicroOp::ADD16, &s.full, &d.full})
|
||||||
|
#define ADC16(d, s) StdInstr(InternalOperation(8), InternalOperation(6), {MicroOp::ADC16, &s.full, &d.full})
|
||||||
|
#define SBC16(d, s) StdInstr(InternalOperation(8), InternalOperation(6), {MicroOp::SBC16, &s.full, &d.full})
|
||||||
|
|
||||||
|
void ProcessorStorage::install_default_instruction_set() {
|
||||||
|
MicroOp conditional_call_untaken_program[] = Sequence(ReadInc(pc_, temp16_.bytes.high));
|
||||||
|
copy_program(conditional_call_untaken_program, conditional_call_untaken_program_);
|
||||||
|
|
||||||
|
assemble_base_page(base_page_, hl_, false, cb_page_);
|
||||||
|
assemble_base_page(dd_page_, ix_, true, ddcb_page_);
|
||||||
|
assemble_base_page(fd_page_, iy_, true, fdcb_page_);
|
||||||
|
assemble_ed_page(ed_page_);
|
||||||
|
|
||||||
|
fdcb_page_.r_step = 0;
|
||||||
|
fd_page_.is_indexed = true;
|
||||||
|
fdcb_page_.is_indexed = true;
|
||||||
|
|
||||||
|
ddcb_page_.r_step = 0;
|
||||||
|
dd_page_.is_indexed = true;
|
||||||
|
ddcb_page_.is_indexed = true;
|
||||||
|
|
||||||
|
assemble_fetch_decode_execute(base_page_, 4);
|
||||||
|
assemble_fetch_decode_execute(dd_page_, 4);
|
||||||
|
assemble_fetch_decode_execute(fd_page_, 4);
|
||||||
|
assemble_fetch_decode_execute(ed_page_, 4);
|
||||||
|
assemble_fetch_decode_execute(cb_page_, 4);
|
||||||
|
|
||||||
|
assemble_fetch_decode_execute(fdcb_page_, 3);
|
||||||
|
assemble_fetch_decode_execute(ddcb_page_, 3);
|
||||||
|
|
||||||
|
MicroOp reset_program[] = Sequence(InternalOperation(6), {MicroOp::Reset});
|
||||||
|
|
||||||
|
// Justification for NMI timing: per Wilf Rigter on the ZX81 (http://www.user.dccnet.com/wrigter/index_files/ZX81WAIT.htm),
|
||||||
|
// wait cycles occur between T2 and T3 during NMI; extending the refresh cycle is also consistent with my guess
|
||||||
|
// for the action of other non-four-cycle opcode fetches
|
||||||
|
MicroOp nmi_program[] = {
|
||||||
|
{ MicroOp::BeginNMI },
|
||||||
|
BusOp(ReadOpcodeStart()),
|
||||||
|
BusOp(ReadOpcodeWait(true)),
|
||||||
|
BusOp(ReadOpcodeEnd()),
|
||||||
|
BusOp(Refresh(6)),
|
||||||
|
Push(pc_),
|
||||||
|
{ MicroOp::JumpTo66, nullptr, nullptr},
|
||||||
|
{ MicroOp::MoveToNextProgram }
|
||||||
|
};
|
||||||
|
MicroOp irq_mode0_program[] = {
|
||||||
|
{ MicroOp::BeginIRQMode0 },
|
||||||
|
BusOp(IntAckStart(5, operation_)),
|
||||||
|
BusOp(IntWait(operation_)),
|
||||||
|
BusOp(IntAckEnd(operation_)),
|
||||||
|
{ MicroOp::DecodeOperationNoRChange }
|
||||||
|
};
|
||||||
|
MicroOp irq_mode1_program[] = {
|
||||||
|
{ MicroOp::BeginIRQ },
|
||||||
|
BusOp(IntAckStart(7, operation_)), // 7 half cycles (including +
|
||||||
|
BusOp(IntWait(operation_)), // [potentially 2 half cycles] +
|
||||||
|
BusOp(IntAckEnd(operation_)), // Implicitly 3 half cycles +
|
||||||
|
BusOp(Refresh(4)), // 4 half cycles +
|
||||||
|
Push(pc_), // 12 half cycles = 26 half cycles = 13 cycles
|
||||||
|
{ MicroOp::Move16, &temp16_.full, &pc_.full },
|
||||||
|
{ MicroOp::MoveToNextProgram }
|
||||||
|
};
|
||||||
|
MicroOp irq_mode2_program[] = {
|
||||||
|
{ MicroOp::BeginIRQ },
|
||||||
|
BusOp(IntAckStart(7, temp16_.bytes.low)),
|
||||||
|
BusOp(IntWait(temp16_.bytes.low)),
|
||||||
|
BusOp(IntAckEnd(temp16_.bytes.low)),
|
||||||
|
BusOp(Refresh(4)),
|
||||||
|
Push(pc_),
|
||||||
|
{ MicroOp::Move8, &ir_.bytes.high, &temp16_.bytes.high },
|
||||||
|
Read16(temp16_, pc_),
|
||||||
|
{ MicroOp::MoveToNextProgram }
|
||||||
|
};
|
||||||
|
|
||||||
|
copy_program(reset_program, reset_program_);
|
||||||
|
copy_program(nmi_program, nmi_program_);
|
||||||
|
copy_program(irq_mode0_program, irq_program_[0]);
|
||||||
|
copy_program(irq_mode1_program, irq_program_[1]);
|
||||||
|
copy_program(irq_mode2_program, irq_program_[2]);
|
||||||
|
}
|
||||||
|
|
||||||
|
void ProcessorStorage::assemble_ed_page(InstructionPage &target) {
|
||||||
|
#define IN_C(r) StdInstr(Input(bc_, r), {MicroOp::SetInFlags, &r})
|
||||||
|
#define OUT_C(r) StdInstr(Output(bc_, r))
|
||||||
|
#define IN_OUT(r) IN_C(r), OUT_C(r)
|
||||||
|
|
||||||
|
#define NOP_ROW() NOP, NOP, NOP, NOP, NOP, NOP, NOP, NOP, NOP, NOP, NOP, NOP, NOP, NOP, NOP, NOP
|
||||||
|
InstructionTable ed_program_table = {
|
||||||
|
NOP_ROW(), /* 0x00 */
|
||||||
|
NOP_ROW(), /* 0x10 */
|
||||||
|
NOP_ROW(), /* 0x20 */
|
||||||
|
NOP_ROW(), /* 0x30 */
|
||||||
|
/* 0x40 IN B, (C); 0x41 OUT (C), B */ IN_OUT(bc_.bytes.high),
|
||||||
|
/* 0x42 SBC HL, BC */ SBC16(hl_, bc_), /* 0x43 LD (nn), BC */ StdInstr(Read16Inc(pc_, memptr_), Write16(memptr_, bc_)),
|
||||||
|
/* 0x44 NEG */ StdInstr({MicroOp::NEG}), /* 0x45 RETN */ StdInstr(Pop(pc_), {MicroOp::RETN}),
|
||||||
|
/* 0x46 IM 0 */ StdInstr({MicroOp::IM}), /* 0x47 LD I, A */ Instr(6, {MicroOp::Move8, &a_, &ir_.bytes.high}),
|
||||||
|
/* 0x40 IN B, (C); 0x41 OUT (C), B */ IN_OUT(bc_.bytes.low),
|
||||||
|
/* 0x4a ADC HL, BC */ ADC16(hl_, bc_), /* 0x4b LD BC, (nn) */ StdInstr(Read16Inc(pc_, temp16_), Read16(temp16_, bc_)),
|
||||||
|
/* 0x4c NEG */ StdInstr({MicroOp::NEG}), /* 0x4d RETI */ StdInstr(Pop(pc_), {MicroOp::RETN}),
|
||||||
|
/* 0x4e IM 0/1 */ StdInstr({MicroOp::IM}), /* 0x4f LD R, A */ Instr(6, {MicroOp::Move8, &a_, &ir_.bytes.low}),
|
||||||
|
/* 0x40 IN B, (C); 0x41 OUT (C), B */ IN_OUT(de_.bytes.high),
|
||||||
|
/* 0x52 SBC HL, DE */ SBC16(hl_, de_), /* 0x53 LD (nn), DE */ StdInstr(Read16Inc(pc_, memptr_), Write16(memptr_, de_)),
|
||||||
|
/* 0x54 NEG */ StdInstr({MicroOp::NEG}), /* 0x55 RETN */ StdInstr(Pop(pc_), {MicroOp::RETN}),
|
||||||
|
/* 0x56 IM 1 */ StdInstr({MicroOp::IM}), /* 0x57 LD A, I */ Instr(6, {MicroOp::Move8, &ir_.bytes.high, &a_}, {MicroOp::SetAFlags}),
|
||||||
|
/* 0x40 IN B, (C); 0x41 OUT (C), B */ IN_OUT(de_.bytes.low),
|
||||||
|
/* 0x5a ADC HL, DE */ ADC16(hl_, de_), /* 0x5b LD DE, (nn) */ StdInstr(Read16Inc(pc_, temp16_), Read16(temp16_, de_)),
|
||||||
|
/* 0x5c NEG */ StdInstr({MicroOp::NEG}), /* 0x5d RETN */ StdInstr(Pop(pc_), {MicroOp::RETN}),
|
||||||
|
/* 0x5e IM 2 */ StdInstr({MicroOp::IM}), /* 0x5f LD A, R */ Instr(6, {MicroOp::Move8, &ir_.bytes.low, &a_}, {MicroOp::SetAFlags}),
|
||||||
|
/* 0x40 IN B, (C); 0x41 OUT (C), B */ IN_OUT(hl_.bytes.high),
|
||||||
|
/* 0x62 SBC HL, HL */ SBC16(hl_, hl_), /* 0x63 LD (nn), HL */ StdInstr(Read16Inc(pc_, memptr_), Write16(memptr_, hl_)),
|
||||||
|
/* 0x64 NEG */ StdInstr({MicroOp::NEG}), /* 0x65 RETN */ StdInstr(Pop(pc_), {MicroOp::RETN}),
|
||||||
|
/* 0x66 IM 0 */ StdInstr({MicroOp::IM}), /* 0x67 RRD */ StdInstr(Read3(hl_, temp8_), InternalOperation(8), {MicroOp::RRD}, Write3(hl_, temp8_)),
|
||||||
|
/* 0x40 IN B, (C); 0x41 OUT (C), B */ IN_OUT(hl_.bytes.low),
|
||||||
|
/* 0x6a ADC HL, HL */ ADC16(hl_, hl_), /* 0x6b LD HL, (nn) */ StdInstr(Read16Inc(pc_, temp16_), Read16(temp16_, hl_)),
|
||||||
|
/* 0x6c NEG */ StdInstr({MicroOp::NEG}), /* 0x6d RETN */ StdInstr(Pop(pc_), {MicroOp::RETN}),
|
||||||
|
/* 0x6e IM 0/1 */ StdInstr({MicroOp::IM}), /* 0x6f RLD */ StdInstr(Read3(hl_, temp8_), InternalOperation(8), {MicroOp::RLD}, Write3(hl_, temp8_)),
|
||||||
|
/* 0x70 IN (C) */ IN_C(temp8_), /* 0x71 OUT (C), 0 */ StdInstr({MicroOp::SetZero}, Output(bc_, temp8_)),
|
||||||
|
/* 0x72 SBC HL, SP */ SBC16(hl_, sp_), /* 0x73 LD (nn), SP */ StdInstr(Read16Inc(pc_, memptr_), Write16(memptr_, sp_)),
|
||||||
|
/* 0x74 NEG */ StdInstr({MicroOp::NEG}), /* 0x75 RETN */ StdInstr(Pop(pc_), {MicroOp::RETN}),
|
||||||
|
/* 0x76 IM 1 */ StdInstr({MicroOp::IM}), /* 0x77 XX */ NOP,
|
||||||
|
/* 0x40 IN B, (C); 0x41 OUT (C), B */ IN_OUT(a_),
|
||||||
|
/* 0x7a ADC HL, SP */ ADC16(hl_, sp_), /* 0x7b LD SP, (nn) */ StdInstr(Read16Inc(pc_, temp16_), Read16(temp16_, sp_)),
|
||||||
|
/* 0x7c NEG */ StdInstr({MicroOp::NEG}), /* 0x7d RETN */ StdInstr(Pop(pc_), {MicroOp::RETN}),
|
||||||
|
/* 0x7e IM 2 */ StdInstr({MicroOp::IM}), /* 0x7f XX */ NOP,
|
||||||
|
NOP_ROW(), /* 0x80 */
|
||||||
|
NOP_ROW(), /* 0x90 */
|
||||||
|
/* 0xa0 LDI */ StdInstr(Read3(hl_, temp8_), Write5(de_, temp8_), {MicroOp::LDI}),
|
||||||
|
/* 0xa1 CPI */ StdInstr(Read3(hl_, temp8_), InternalOperation(10), {MicroOp::CPI}),
|
||||||
|
/* 0xa2 INI */ Instr(6, Input(bc_, temp8_), Write3(hl_, temp8_), {MicroOp::INI}),
|
||||||
|
/* 0xa3 OTI */ Instr(6, Read3(hl_, temp8_), {MicroOp::OUTI}, Output(bc_, temp8_)),
|
||||||
|
NOP, NOP, NOP, NOP,
|
||||||
|
/* 0xa8 LDD */ StdInstr(Read3(hl_, temp8_), Write5(de_, temp8_), {MicroOp::LDD}),
|
||||||
|
/* 0xa9 CPD */ StdInstr(Read3(hl_, temp8_), InternalOperation(10), {MicroOp::CPD}),
|
||||||
|
/* 0xaa IND */ Instr(6, Input(bc_, temp8_), Write3(hl_, temp8_), {MicroOp::IND}),
|
||||||
|
/* 0xab OTD */ Instr(6, Read3(hl_, temp8_), {MicroOp::OUTD}, Output(bc_, temp8_)),
|
||||||
|
NOP, NOP, NOP, NOP,
|
||||||
|
/* 0xb0 LDIR */ StdInstr(Read3(hl_, temp8_), Write5(de_, temp8_), {MicroOp::LDIR}, InternalOperation(10)),
|
||||||
|
/* 0xb1 CPIR */ StdInstr(Read3(hl_, temp8_), InternalOperation(10), {MicroOp::CPIR}, InternalOperation(10)),
|
||||||
|
/* 0xb2 INIR */ Instr(6, Input(bc_, temp8_), Write3(hl_, temp8_), {MicroOp::INIR}, InternalOperation(10)),
|
||||||
|
/* 0xb3 OTIR */ Instr(6, Read3(hl_, temp8_), {MicroOp::OUTI}, Output(bc_, temp8_), {MicroOp::OUT_R}, InternalOperation(10)),
|
||||||
|
NOP, NOP, NOP, NOP,
|
||||||
|
/* 0xb8 LDDR */ StdInstr(Read3(hl_, temp8_), Write5(de_, temp8_), {MicroOp::LDDR}, InternalOperation(10)),
|
||||||
|
/* 0xb9 CPDR */ StdInstr(Read3(hl_, temp8_), InternalOperation(10), {MicroOp::CPDR}, InternalOperation(10)),
|
||||||
|
/* 0xba INDR */ Instr(6, Input(bc_, temp8_), Write3(hl_, temp8_), {MicroOp::INDR}, InternalOperation(10)),
|
||||||
|
/* 0xbb OTDR */ Instr(6, Read3(hl_, temp8_), {MicroOp::OUTD}, Output(bc_, temp8_), {MicroOp::OUT_R}, InternalOperation(10)),
|
||||||
|
NOP, NOP, NOP, NOP,
|
||||||
|
NOP_ROW(), /* 0xc0 */
|
||||||
|
NOP_ROW(), /* 0xd0 */
|
||||||
|
NOP_ROW(), /* 0xe0 */
|
||||||
|
NOP_ROW(), /* 0xf0 */
|
||||||
|
};
|
||||||
|
assemble_page(target, ed_program_table, false);
|
||||||
|
#undef NOP_ROW
|
||||||
|
}
|
||||||
|
|
||||||
|
void ProcessorStorage::assemble_cb_page(InstructionPage &target, RegisterPair &index, bool add_offsets) {
|
||||||
|
#define OCTO_OP_GROUP(m, x) m(x), m(x), m(x), m(x), m(x), m(x), m(x), m(x)
|
||||||
|
#define CB_PAGE(m, p) m(RLC), m(RRC), m(RL), m(RR), m(SLA), m(SRA), m(SLL), m(SRL), OCTO_OP_GROUP(p, BIT), OCTO_OP_GROUP(m, RES), OCTO_OP_GROUP(m, SET)
|
||||||
|
|
||||||
|
InstructionTable cb_program_table = {
|
||||||
|
/* 0x00 RLC B; 0x01 RLC C; 0x02 RLC D; 0x03 RLC E; 0x04 RLC H; 0x05 RLC L; 0x06 RLC (HL); 0x07 RLC A */
|
||||||
|
/* 0x08 RRC B; 0x09 RRC C; 0x0a RRC D; 0x0b RRC E; 0x0c RRC H; 0x0d RRC L; 0x0e RRC (HL); 0x0f RRC A */
|
||||||
|
/* 0x10 RL B; 0x11 RL C; 0x12 RL D; 0x13 RL E; 0x14 RL H; 0x15 RL L; 0x16 RL (HL); 0x17 RL A */
|
||||||
|
/* 0x18 RR B; 0x99 RR C; 0x1a RR D; 0x1b RR E; 0x1c RR H; 0x1d RR L; 0x1e RR (HL); 0x1f RR A */
|
||||||
|
/* 0x20 SLA B; 0x21 SLA C; 0x22 SLA D; 0x23 SLA E; 0x24 SLA H; 0x25 SLA L; 0x26 SLA (HL); 0x27 SLA A */
|
||||||
|
/* 0x28 SRA B; 0x29 SRA C; 0x2a SRA D; 0x2b SRA E; 0x2c SRA H; 0x2d SRA L; 0x2e SRA (HL); 0x2f SRA A */
|
||||||
|
/* 0x30 SLL B; 0x31 SLL C; 0x32 SLL D; 0x33 SLL E; 0x34 SLL H; 0x35 SLL L; 0x36 SLL (HL); 0x37 SLL A */
|
||||||
|
/* 0x38 SRL B; 0x39 SRL C; 0x3a SRL D; 0x3b SRL E; 0x3c SRL H; 0x3d SRL L; 0x3e SRL (HL); 0x3f SRL A */
|
||||||
|
/* 0x40 – 0x7f: BIT */
|
||||||
|
/* 0x80 – 0xcf: RES */
|
||||||
|
/* 0xd0 – 0xdf: SET */
|
||||||
|
CB_PAGE(MODIFY_OP_GROUP, READ_OP_GROUP_D)
|
||||||
|
};
|
||||||
|
InstructionTable offsets_cb_program_table = {
|
||||||
|
CB_PAGE(IX_MODIFY_OP_GROUP, IX_READ_OP_GROUP)
|
||||||
|
};
|
||||||
|
assemble_page(target, add_offsets ? offsets_cb_program_table : cb_program_table, add_offsets);
|
||||||
|
|
||||||
|
#undef OCTO_OP_GROUP
|
||||||
|
#undef CB_PAGE
|
||||||
|
}
|
||||||
|
|
||||||
|
void ProcessorStorage::assemble_base_page(InstructionPage &target, RegisterPair &index, bool add_offsets, InstructionPage &cb_page) {
|
||||||
|
#define INC_DEC_LD(r) \
|
||||||
|
StdInstr({MicroOp::Increment8, &r}), \
|
||||||
|
StdInstr({MicroOp::Decrement8, &r}), \
|
||||||
|
StdInstr(ReadInc(pc_, r))
|
||||||
|
|
||||||
|
#define INC_INC_DEC_LD(rf, r) \
|
||||||
|
Instr(8, {MicroOp::Increment16, &rf.full}), INC_DEC_LD(r)
|
||||||
|
|
||||||
|
#define DEC_INC_DEC_LD(rf, r) \
|
||||||
|
Instr(8, {MicroOp::Decrement16, &rf.full}), INC_DEC_LD(r)
|
||||||
|
|
||||||
|
InstructionTable base_program_table = {
|
||||||
|
/* 0x00 NOP */ NOP, /* 0x01 LD BC, nn */ StdInstr(Read16Inc(pc_, bc_)),
|
||||||
|
/* 0x02 LD (BC), A */ StdInstr({MicroOp::Move16, &bc_.full, &memptr_.full}, Write3(memptr_, a_)),
|
||||||
|
|
||||||
|
/* 0x03 INC BC; 0x04 INC B; 0x05 DEC B; 0x06 LD B, n */
|
||||||
|
INC_INC_DEC_LD(bc_, bc_.bytes.high),
|
||||||
|
|
||||||
|
/* 0x07 RLCA */ StdInstr({MicroOp::RLCA}),
|
||||||
|
/* 0x08 EX AF, AF' */ StdInstr({MicroOp::ExAFAFDash}), /* 0x09 ADD HL, BC */ ADD16(index, bc_),
|
||||||
|
/* 0x0a LD A, (BC) */ StdInstr({MicroOp::Move16, &bc_.full, &memptr_.full}, Read3(memptr_, a_), Inc16(memptr_)),
|
||||||
|
|
||||||
|
/* 0x0b DEC BC; 0x0c INC C; 0x0d DEC C; 0x0e LD C, n */
|
||||||
|
DEC_INC_DEC_LD(bc_, bc_.bytes.low),
|
||||||
|
|
||||||
|
/* 0x0f RRCA */ StdInstr({MicroOp::RRCA}),
|
||||||
|
/* 0x10 DJNZ */ Instr(6, ReadInc(pc_, temp8_), {MicroOp::DJNZ}, InternalOperation(10), {MicroOp::CalculateIndexAddress, &pc_.full}, {MicroOp::Move16, &memptr_.full, &pc_.full}),
|
||||||
|
/* 0x11 LD DE, nn */ StdInstr(Read16Inc(pc_, de_)),
|
||||||
|
/* 0x12 LD (DE), A */ StdInstr({MicroOp::Move16, &de_.full, &memptr_.full}, Write3(memptr_, a_)),
|
||||||
|
|
||||||
|
/* 0x13 INC DE; 0x14 INC D; 0x15 DEC D; 0x16 LD D, n */
|
||||||
|
INC_INC_DEC_LD(de_, de_.bytes.high),
|
||||||
|
|
||||||
|
/* 0x17 RLA */ StdInstr({MicroOp::RLA}),
|
||||||
|
/* 0x18 JR */ StdInstr(ReadInc(pc_, temp8_), InternalOperation(10), {MicroOp::CalculateIndexAddress, &pc_.full}, {MicroOp::Move16, &memptr_.full, &pc_.full}),
|
||||||
|
/* 0x19 ADD HL, DE */ ADD16(index, de_),
|
||||||
|
/* 0x1a LD A, (DE) */ StdInstr({MicroOp::Move16, &de_.full, &memptr_.full}, Read3(memptr_, a_), Inc16(memptr_)),
|
||||||
|
|
||||||
|
/* 0x1b DEC DE; 0x1c INC E; 0x1d DEC E; 0x1e LD E, n */
|
||||||
|
DEC_INC_DEC_LD(de_, de_.bytes.low),
|
||||||
|
|
||||||
|
/* 0x1f RRA */ StdInstr({MicroOp::RRA}),
|
||||||
|
/* 0x20 JR NZ */ JR(TestNZ), /* 0x21 LD HL, nn */ StdInstr(Read16Inc(pc_, index)),
|
||||||
|
/* 0x22 LD (nn), HL */ StdInstr(Read16Inc(pc_, memptr_), Write16(memptr_, index)),
|
||||||
|
|
||||||
|
/* 0x23 INC HL; 0x24 INC H; 0x25 DEC H; 0x26 LD H, n */
|
||||||
|
INC_INC_DEC_LD(index, index.bytes.high),
|
||||||
|
|
||||||
|
/* 0x27 DAA */ StdInstr({MicroOp::DAA}),
|
||||||
|
/* 0x28 JR Z */ JR(TestZ), /* 0x29 ADD HL, HL */ ADD16(index, index),
|
||||||
|
/* 0x2a LD HL, (nn) */ StdInstr(Read16Inc(pc_, temp16_), Read16(temp16_, index)),
|
||||||
|
|
||||||
|
/* 0x2b DEC HL; 0x2c INC L; 0x2d DEC L; 0x2e LD L, n */
|
||||||
|
DEC_INC_DEC_LD(index, index.bytes.low),
|
||||||
|
|
||||||
|
/* 0x2f CPL */ StdInstr({MicroOp::CPL}),
|
||||||
|
/* 0x30 JR NC */ JR(TestNC), /* 0x31 LD SP, nn */ StdInstr(Read16Inc(pc_, sp_)),
|
||||||
|
/* 0x32 LD (nn), A */ StdInstr(Read16Inc(pc_, temp16_), Write3(temp16_, a_)),
|
||||||
|
/* 0x33 INC SP */ Instr(8, {MicroOp::Increment16, &sp_.full}),
|
||||||
|
/* 0x34 INC (HL) */ StdInstr(INDEX(), Read4(INDEX_ADDR(), temp8_), {MicroOp::Increment8, &temp8_}, Write3(INDEX_ADDR(), temp8_)),
|
||||||
|
/* 0x35 DEC (HL) */ StdInstr(INDEX(), Read4(INDEX_ADDR(), temp8_), {MicroOp::Decrement8, &temp8_}, Write3(INDEX_ADDR(), temp8_)),
|
||||||
|
/* 0x36 LD (HL), n */ StdInstr(ReadInc(pc_, temp8_), Write3(INDEX_ADDR(), temp8_)),
|
||||||
|
/* 0x37 SCF */ StdInstr({MicroOp::SCF}),
|
||||||
|
/* 0x38 JR C */ JR(TestC),
|
||||||
|
/* 0x39 ADD HL, SP */ ADD16(index, sp_),
|
||||||
|
/* 0x3a LD A, (nn) */ StdInstr(Read16Inc(pc_, memptr_), Read3(memptr_, a_), Inc16(memptr_)),
|
||||||
|
/* 0x3b DEC SP */ Instr(8, {MicroOp::Decrement16, &sp_.full}),
|
||||||
|
|
||||||
|
/* 0x3c INC A; 0x3d DEC A; 0x3e LD A, n */
|
||||||
|
INC_DEC_LD(a_),
|
||||||
|
|
||||||
|
/* 0x3f CCF */ StdInstr({MicroOp::CCF}),
|
||||||
|
|
||||||
|
/* 0x40 LD B, B; 0x41 LD B, C; 0x42 LD B, D; 0x43 LD B, E; 0x44 LD B, H; 0x45 LD B, L; 0x46 LD B, (HL); 0x47 LD B, A */
|
||||||
|
LD_GROUP(bc_.bytes.high, bc_.bytes.high),
|
||||||
|
|
||||||
|
/* 0x48 LD C, B; 0x49 LD C, C; 0x4a LD C, D; 0x4b LD C, E; 0x4c LD C, H; 0x4d LD C, L; 0x4e LD C, (HL); 0x4f LD C, A */
|
||||||
|
LD_GROUP(bc_.bytes.low, bc_.bytes.low),
|
||||||
|
|
||||||
|
/* 0x50 LD D, B; 0x51 LD D, C; 0x52 LD D, D; 0x53 LD D, E; 0x54 LD D, H; 0x55 LD D, L; 0x56 LD D, (HL); 0x57 LD D, A */
|
||||||
|
LD_GROUP(de_.bytes.high, de_.bytes.high),
|
||||||
|
|
||||||
|
/* 0x58 LD E, B; 0x59 LD E, C; 0x5a LD E, D; 0x5b LD E, E; 0x5c LD E, H; 0x5d LD E, L; 0x5e LD E, (HL); 0x5f LD E, A */
|
||||||
|
LD_GROUP(de_.bytes.low, de_.bytes.low),
|
||||||
|
|
||||||
|
/* 0x60 LD H, B; 0x61 LD H, C; 0x62 LD H, D; 0x63 LD H, E; 0x64 LD H, H; 0x65 LD H, L; 0x66 LD H, (HL); 0x67 LD H, A */
|
||||||
|
LD_GROUP(index.bytes.high, hl_.bytes.high),
|
||||||
|
|
||||||
|
/* 0x68 LD L, B; 0x69 LD L, C; 0x6a LD L, D; 0x6b LD L, E; 0x6c LD L, H; 0x6d LD H, L; 0x6e LD L, (HL); 0x6f LD L, A */
|
||||||
|
LD_GROUP(index.bytes.low, hl_.bytes.low),
|
||||||
|
|
||||||
|
/* 0x70 LD (HL), B */ StdInstr(INDEX(), Write3(INDEX_ADDR(), bc_.bytes.high)),
|
||||||
|
/* 0x71 LD (HL), C */ StdInstr(INDEX(), Write3(INDEX_ADDR(), bc_.bytes.low)),
|
||||||
|
/* 0x72 LD (HL), D */ StdInstr(INDEX(), Write3(INDEX_ADDR(), de_.bytes.high)),
|
||||||
|
/* 0x73 LD (HL), E */ StdInstr(INDEX(), Write3(INDEX_ADDR(), de_.bytes.low)),
|
||||||
|
/* 0x74 LD (HL), H */ StdInstr(INDEX(), Write3(INDEX_ADDR(), hl_.bytes.high)), // neither of these stores parts of the index register;
|
||||||
|
/* 0x75 LD (HL), L */ StdInstr(INDEX(), Write3(INDEX_ADDR(), hl_.bytes.low)), // they always store exactly H and L.
|
||||||
|
/* 0x76 HALT */ StdInstr({MicroOp::HALT}),
|
||||||
|
/* 0x77 LD (HL), A */ StdInstr(INDEX(), Write3(INDEX_ADDR(), a_)),
|
||||||
|
|
||||||
|
/* 0x78 LD A, B; 0x79 LD A, C; 0x7a LD A, D; 0x7b LD A, E; 0x7c LD A, H; 0x7d LD A, L; 0x7e LD A, (HL); 0x7f LD A, A */
|
||||||
|
LD_GROUP(a_, a_),
|
||||||
|
|
||||||
|
/* 0x80 ADD B; 0x81 ADD C; 0x82 ADD D; 0x83 ADD E; 0x84 ADD H; 0x85 ADD L; 0x86 ADD (HL); 0x87 ADD A */
|
||||||
|
READ_OP_GROUP(ADD8),
|
||||||
|
|
||||||
|
/* 0x88 ADC B; 0x89 ADC C; 0x8a ADC D; 0x8b ADC E; 0x8c ADC H; 0x8d ADC L; 0x8e ADC (HL); 0x8f ADC A */
|
||||||
|
READ_OP_GROUP(ADC8),
|
||||||
|
|
||||||
|
/* 0x90 SUB B; 0x91 SUB C; 0x92 SUB D; 0x93 SUB E; 0x94 SUB H; 0x95 SUB L; 0x96 SUB (HL); 0x97 SUB A */
|
||||||
|
READ_OP_GROUP(SUB8),
|
||||||
|
|
||||||
|
/* 0x98 SBC B; 0x99 SBC C; 0x9a SBC D; 0x9b SBC E; 0x9c SBC H; 0x9d SBC L; 0x9e SBC (HL); 0x9f SBC A */
|
||||||
|
READ_OP_GROUP(SBC8),
|
||||||
|
|
||||||
|
/* 0xa0 AND B; 0xa1 AND C; 0xa2 AND D; 0xa3 AND E; 0xa4 AND H; 0xa5 AND L; 0xa6 AND (HL); 0xa7 AND A */
|
||||||
|
READ_OP_GROUP(And),
|
||||||
|
|
||||||
|
/* 0xa8 XOR B; 0xa9 XOR C; 0xaa XOR D; 0xab XOR E; 0xac XOR H; 0xad XOR L; 0xae XOR (HL); 0xaf XOR A */
|
||||||
|
READ_OP_GROUP(Xor),
|
||||||
|
|
||||||
|
/* 0xb0 OR B; 0xb1 OR C; 0xb2 OR D; 0xb3 OR E; 0xb4 OR H; 0xb5 OR L; 0xb6 OR (HL); 0xb7 OR A */
|
||||||
|
READ_OP_GROUP(Or),
|
||||||
|
|
||||||
|
/* 0xb8 CP B; 0xb9 CP C; 0xba CP D; 0xbb CP E; 0xbc CP H; 0xbd CP L; 0xbe CP (HL); 0xbf CP A */
|
||||||
|
READ_OP_GROUP(CP8),
|
||||||
|
|
||||||
|
/* 0xc0 RET NZ */ RET(TestNZ), /* 0xc1 POP BC */ StdInstr(Pop(bc_)),
|
||||||
|
/* 0xc2 JP NZ */ JP(TestNZ), /* 0xc3 JP nn */ StdInstr(Read16(pc_, temp16_), {MicroOp::Move16, &temp16_.full, &pc_.full}),
|
||||||
|
/* 0xc4 CALL NZ */ CALL(TestNZ), /* 0xc5 PUSH BC */ Instr(6, Push(bc_)),
|
||||||
|
/* 0xc6 ADD A, n */ StdInstr(ReadInc(pc_, temp8_), {MicroOp::ADD8, &temp8_}),
|
||||||
|
/* 0xc7 RST 00h */ RST(),
|
||||||
|
/* 0xc8 RET Z */ RET(TestZ), /* 0xc9 RET */ StdInstr(Pop(pc_)),
|
||||||
|
/* 0xca JP Z */ JP(TestZ), /* 0xcb [CB page] */StdInstr(FINDEX(), {MicroOp::SetInstructionPage, &cb_page}),
|
||||||
|
/* 0xcc CALL Z */ CALL(TestZ), /* 0xcd CALL */ StdInstr(ReadInc(pc_, temp16_.bytes.low), Read4Inc(pc_, temp16_.bytes.high), Push(pc_), {MicroOp::Move16, &temp16_.full, &pc_.full}),
|
||||||
|
/* 0xce ADC A, n */ StdInstr(ReadInc(pc_, temp8_), {MicroOp::ADC8, &temp8_}),
|
||||||
|
/* 0xcf RST 08h */ RST(),
|
||||||
|
/* 0xd0 RET NC */ RET(TestNC), /* 0xd1 POP DE */ StdInstr(Pop(de_)),
|
||||||
|
/* 0xd2 JP NC */ JP(TestNC), /* 0xd3 OUT (n), A */StdInstr(ReadInc(pc_, temp16_.bytes.low), {MicroOp::Move8, &a_, &temp16_.bytes.high}, Output(temp16_, a_)),
|
||||||
|
/* 0xd4 CALL NC */ CALL(TestNC), /* 0xd5 PUSH DE */ Instr(6, Push(de_)),
|
||||||
|
/* 0xd6 SUB n */ StdInstr(ReadInc(pc_, temp8_), {MicroOp::SUB8, &temp8_}),
|
||||||
|
/* 0xd7 RST 10h */ RST(),
|
||||||
|
/* 0xd8 RET C */ RET(TestC), /* 0xd9 EXX */ StdInstr({MicroOp::EXX}),
|
||||||
|
/* 0xda JP C */ JP(TestC), /* 0xdb IN A, (n) */StdInstr(ReadInc(pc_, temp16_.bytes.low), {MicroOp::Move8, &a_, &temp16_.bytes.high}, Input(temp16_, a_)),
|
||||||
|
/* 0xdc CALL C */ CALL(TestC), /* 0xdd [DD page] */StdInstr({MicroOp::SetInstructionPage, &dd_page_}),
|
||||||
|
/* 0xde SBC A, n */ StdInstr(ReadInc(pc_, temp8_), {MicroOp::SBC8, &temp8_}),
|
||||||
|
/* 0xdf RST 18h */ RST(),
|
||||||
|
/* 0xe0 RET PO */ RET(TestPO), /* 0xe1 POP HL */ StdInstr(Pop(index)),
|
||||||
|
/* 0xe2 JP PO */ JP(TestPO), /* 0xe3 EX (SP), HL */StdInstr(Pop7(memptr_), Push8(index), {MicroOp::Move16, &memptr_.full, &index.full}),
|
||||||
|
/* 0xe4 CALL PO */ CALL(TestPO), /* 0xe5 PUSH HL */ Instr(6, Push(index)),
|
||||||
|
/* 0xe6 AND n */ StdInstr(ReadInc(pc_, temp8_), {MicroOp::And, &temp8_}),
|
||||||
|
/* 0xe7 RST 20h */ RST(),
|
||||||
|
/* 0xe8 RET PE */ RET(TestPE), /* 0xe9 JP (HL) */ StdInstr({MicroOp::Move16, &index.full, &pc_.full}),
|
||||||
|
/* 0xea JP PE */ JP(TestPE), /* 0xeb EX DE, HL */StdInstr({MicroOp::ExDEHL}),
|
||||||
|
/* 0xec CALL PE */ CALL(TestPE), /* 0xed [ED page] */StdInstr({MicroOp::SetInstructionPage, &ed_page_}),
|
||||||
|
/* 0xee XOR n */ StdInstr(ReadInc(pc_, temp8_), {MicroOp::Xor, &temp8_}),
|
||||||
|
/* 0xef RST 28h */ RST(),
|
||||||
|
/* 0xf0 RET p */ RET(TestP), /* 0xf1 POP AF */ StdInstr(Pop(temp16_), {MicroOp::DisassembleAF}),
|
||||||
|
/* 0xf2 JP P */ JP(TestP), /* 0xf3 DI */ StdInstr({MicroOp::DI}),
|
||||||
|
/* 0xf4 CALL P */ CALL(TestP), /* 0xf5 PUSH AF */ Instr(6, {MicroOp::AssembleAF}, Push(temp16_)),
|
||||||
|
/* 0xf6 OR n */ StdInstr(ReadInc(pc_, temp8_), {MicroOp::Or, &temp8_}),
|
||||||
|
/* 0xf7 RST 30h */ RST(),
|
||||||
|
/* 0xf8 RET M */ RET(TestM), /* 0xf9 LD SP, HL */Instr(8, {MicroOp::Move16, &index.full, &sp_.full}),
|
||||||
|
/* 0xfa JP M */ JP(TestM), /* 0xfb EI */ StdInstr({MicroOp::EI}),
|
||||||
|
/* 0xfc CALL M */ CALL(TestM), /* 0xfd [FD page] */StdInstr({MicroOp::SetInstructionPage, &fd_page_}),
|
||||||
|
/* 0xfe CP n */ StdInstr(ReadInc(pc_, temp8_), {MicroOp::CP8, &temp8_}),
|
||||||
|
/* 0xff RST 38h */ RST(),
|
||||||
|
};
|
||||||
|
|
||||||
|
if(add_offsets) {
|
||||||
|
// The indexed version of 0x36 differs substantially from the non-indexed by building index calculation into
|
||||||
|
// the cycle that fetches the final operand. So patch in a different microprogram if building an indexed table.
|
||||||
|
InstructionTable copy_table = {
|
||||||
|
StdInstr(FINDEX(), Read5Inc(pc_, temp8_), Write3(INDEX_ADDR(), temp8_))
|
||||||
|
};
|
||||||
|
memcpy(&base_program_table[0x36], ©_table[0], sizeof(copy_table[0]));
|
||||||
|
}
|
||||||
|
|
||||||
|
assemble_cb_page(cb_page, index, add_offsets);
|
||||||
|
assemble_page(target, base_program_table, add_offsets);
|
||||||
|
}
|
||||||
|
|
||||||
|
void ProcessorStorage::assemble_fetch_decode_execute(InstructionPage &target, int length) {
|
||||||
|
const MicroOp normal_fetch_decode_execute[] = {
|
||||||
|
BusOp(ReadOpcodeStart()),
|
||||||
|
BusOp(ReadOpcodeWait(true)),
|
||||||
|
BusOp(ReadOpcodeEnd()),
|
||||||
|
{ MicroOp::DecodeOperation }
|
||||||
|
};
|
||||||
|
const MicroOp short_fetch_decode_execute[] = {
|
||||||
|
BusOp(ReadOpcodeStart()),
|
||||||
|
BusOp(ReadOpcodeWait(false)),
|
||||||
|
BusOp(ReadOpcodeWait(true)),
|
||||||
|
BusOp(ReadOpcodeEnd()),
|
||||||
|
{ MicroOp::DecodeOperation }
|
||||||
|
};
|
||||||
|
copy_program((length == 4) ? normal_fetch_decode_execute : short_fetch_decode_execute, target.fetch_decode_execute);
|
||||||
|
target.fetch_decode_execute_data = target.fetch_decode_execute.data();
|
||||||
|
}
|
Loading…
Reference in New Issue
Block a user