1
0
mirror of https://github.com/TomHarte/CLK.git synced 2025-03-25 06:30:38 +00:00

Don't decrement timer 1 from the system clock when in PB6 mode.

TODO: rest of PB6 mode.
This commit is contained in:
Thomas Harte 2020-09-21 22:39:49 -04:00
parent 8e242eea54
commit 41f69405d8

@ -304,7 +304,10 @@ template <typename T> void MOS6522<T>::do_phase2() {
registers_.timer_needs_reload = false;
registers_.timer[0] = registers_.timer_latch[0];
} else {
-- registers_.timer[0];
// Decrement timer 1 based on clock if enabled.
if(!(registers_.auxiliary_control & 0x20)) {
-- registers_.timer[0];
}
}
// Count down timer 2 if it is in timed interrupt mode (i.e. auxiliary control bit 5 is clear).