6502/CLK
1
0
Fork 0
mirror of https://github.com/TomHarte/CLK.git synced 2025-01-13 22:32:03 +00:00
Code Issues Projects Releases Wiki Activity

Fixed (Ix+d) read timing. I've put an extra wait cycle into the read, so no need to extend the refresh.

Browse Source
This commit is contained in:
Thomas Harte 2017-06-20 21:15:56 -04:00
parent 27ac342928
commit 48942848e7
1 changed files with 8 additions and 8 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

16
Processors/Z80/Z80.hpp
View File

@ -360,14 +360,14 @@ template <class T> class Processor {
RMWI(a_, op)
#define IX_READ_OP_GROUP(op) \
Instr(4, Read4(INDEX_ADDR(), temp8_), {MicroOp::op, &temp8_}), \
Instr(4, Read4(INDEX_ADDR(), temp8_), {MicroOp::op, &temp8_}), \
Instr(4, Read4(INDEX_ADDR(), temp8_), {MicroOp::op, &temp8_}), \
Instr(4, Read4(INDEX_ADDR(), temp8_), {MicroOp::op, &temp8_}), \
Instr(4, Read4(INDEX_ADDR(), temp8_), {MicroOp::op, &temp8_}), \
Instr(4, Read4(INDEX_ADDR(), temp8_), {MicroOp::op, &temp8_}), \
Instr(4, Read4(INDEX_ADDR(), temp8_), {MicroOp::op, &temp8_}), \
Instr(4, Read4(INDEX_ADDR(), temp8_), {MicroOp::op, &temp8_})
StdInstr(Read4(INDEX_ADDR(), temp8_), {MicroOp::op, &temp8_}), \
StdInstr(Read4(INDEX_ADDR(), temp8_), {MicroOp::op, &temp8_}), \
StdInstr(Read4(INDEX_ADDR(), temp8_), {MicroOp::op, &temp8_}), \
StdInstr(Read4(INDEX_ADDR(), temp8_), {MicroOp::op, &temp8_}), \
StdInstr(Read4(INDEX_ADDR(), temp8_), {MicroOp::op, &temp8_}), \
StdInstr(Read4(INDEX_ADDR(), temp8_), {MicroOp::op, &temp8_}), \
StdInstr(Read4(INDEX_ADDR(), temp8_), {MicroOp::op, &temp8_}), \
StdInstr(Read4(INDEX_ADDR(), temp8_), {MicroOp::op, &temp8_})
#define ADD16(d, s) StdInstr(InternalOperation(4), InternalOperation(3), {MicroOp::ADD16, &s.full, &d.full})
#define ADC16(d, s) StdInstr(InternalOperation(4), InternalOperation(3), {MicroOp::ADC16, &s.full, &d.full})