6502/CLK
1
0
Fork 0
mirror of https://github.com/TomHarte/CLK.git synced 2024-12-26 09:29:45 +00:00
Code Issues Projects Releases Wiki Activity

Corrects DIVU timing and flags, improves DIVS.

Browse Source
This commit is contained in:
Thomas Harte 2019-07-01 14:24:32 -04:00
parent d8fb6fb951
commit 514e57b3e9
2 changed files with 11 additions and 6 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
OSBindings/Mac/Clock SignalTests/68000ArithmeticTests.mm
View File

@ -681,7 +681,7 @@
});
auto state = _machine->get_processor_state();
state.data[1] = d1;
state.status = Flag::ConditionCodes;
state.status |= Flag::ConditionCodes;
_machine->set_processor_state(state);
_machine->run_for_instructions(1);

15
Processors/68000/Implementation/68000Implementation.hpp
View File

@ -965,6 +965,8 @@ template <class T, bool dtack_is_implicit, bool signal_will_perform> void Proces
*/
#define announce_divide_by_zero() \
negative_flag_ = overflow_flag_ = 0; \
zero_result_ = 1; \
active_program_ = nullptr; \
active_micro_op_ = short_exception_micro_ops_; \
bus_program = active_micro_op_->bus_program; \
@ -990,8 +992,11 @@ template <class T, bool dtack_is_implicit, bool signal_will_perform> void Proces
// If overflow would occur, appropriate flags are set and the result is not written back.
if(quotient >= 65536) {
overflow_flag_ = 1;
// TODO: is what should happen to the other flags known?
overflow_flag_ =
zero_result_ =
negative_flag_ = 1;
// TODO: Zero and Negative flags as above are merely sufficient
// to satisfy the tests I currentl have. What should they really be?
set_next_microcycle_length(HalfCycles(3*2*2));
break;
}
@ -1008,7 +1013,7 @@ template <class T, bool dtack_is_implicit, bool signal_will_perform> void Proces
// I could actually calculate the division result here, since this is
// a classic divide algorithm, but would rather that errors produce
// incorrect timing only, not incorrect timing plus incorrect results.
int cycles_expended = 6; // Covers the nn n to get into the loop.
int cycles_expended = 12; // Covers the nn n to get into the loop.
divisor <<= 16;
for(int c = 0; c < 15; ++c) {
@ -1034,6 +1039,8 @@ template <class T, bool dtack_is_implicit, bool signal_will_perform> void Proces
} break;
case Operation::DIVS: {
carry_flag_ = 0;
// An attempt to divide by zero schedules an exception.
if(!active_program_->source->halves.low.full) {
// Schedule a divide-by-zero exception.
@ -1050,8 +1057,6 @@ template <class T, bool dtack_is_implicit, bool signal_will_perform> void Proces
cycles_expended += 2; // An additional microycle applies if the dividend is negative.
}
carry_flag_ = 0;
// Check for overflow. If it exists, work here is already done.
if(quotient > 32767 || quotient < -32768) {
overflow_flag_ = 1;