6502/CLK
1
0
Fork 0
mirror of https://github.com/TomHarte/CLK.git synced 2025-08-09 05:25:01 +00:00
Code Issues Projects Releases Wiki Activity

Tidy up just slightly more.

Browse Source
This commit is contained in:
Thomas Harte
2023-10-05 11:26:52 -04:00
parent 488fceb42b
commit 524e4ae65c
1 changed files with 11 additions and 8 deletions
Download Patch File Download Diff File Expand all files Collapse all files

19
InstructionSets/x86/DataPointerResolver.hpp
View File

@@ -126,8 +126,11 @@ template <typename DataT> constexpr Register register_for_source(Source source)
/// * a register bank; and /// * a register bank; and
/// * a memory pool. /// * a memory pool.
/// ///
/// The register bank should implement `template<typename DataT, Register> DataT read()` and `template<typename DataT, Register> void write(DataT)`. /// The register bank should implement:
/// Those functions will be called only with registers and data types that are appropriate to the @c model. /// * `template<typename DataT, Register> DataT read()` and
/// * `template<typename DataT, Register> void write(DataT)`.
///
/// Which will be called only with registers and data types that are appropriate to the @c model.
/// ///
/// The memory pool should implement `template<typename DataT> DataT read(Source segment, uint32_t address)` and /// The memory pool should implement `template<typename DataT> DataT read(Source segment, uint32_t address)` and
/// `template<typename DataT> void write(Source segment, uint32_t address, DataT value)`. /// `template<typename DataT> void write(Source segment, uint32_t address, DataT value)`.
@@ -192,14 +195,14 @@ template <typename DataT> void DataPointerResolver<model, RegistersT, MemoryT>::
access<true>(registers, memory, instruction, pointer, value); access<true>(registers, memory, instruction, pointer, value);
} }
#define rw(v, r, is_write) \ #define rw(v, r, is_write) \
case Source::r: \ case Source::r: \
using VType = typename std::remove_reference<decltype(v)>::type; \ using VType = typename std::remove_reference<decltype(v)>::type; \
if constexpr (is_write) { \ if constexpr (is_write) { \
registers.template write<VType, register_for_source<VType>(Source::r)>(v); \ registers.template write<VType, register_for_source<VType>(Source::r)>(v); \
} else { \ } else { \
v = registers.template read<VType, register_for_source<VType>(Source::r)>(); \ v = registers.template read<VType, register_for_source<VType>(Source::r)>(); \
} \ } \
break; break;
#define ALLREGS(v, i) rw(v, eAX, i); rw(v, eCX, i); \ #define ALLREGS(v, i) rw(v, eAX, i); rw(v, eCX, i); \