6502/CLK
1
0
Fork 0
mirror of https://github.com/TomHarte/CLK.git synced 2025-01-15 20:31:36 +00:00
Code Issues Projects Releases Wiki Activity

Fix ANDI/ORI/EORI to CCR/SR timing.

Browse Source
This commit is contained in:
Thomas Harte 2022-05-25 16:20:26 -04:00
parent 4ad0e04c23
commit 56ad6d24ee
1 changed files with 2 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
Processors/68000Mk2/Implementation/68000Mk2Implementation.hpp
View File

@ -2018,6 +2018,8 @@ void Processor<BusHandler, dtack_is_implicit, permit_overrun, signal_will_perfor
// [EORI/ORI/ANDI] #, [CCR/SR] // [EORI/ORI/ANDI] #, [CCR/SR]
// //
BeginState(LogicalToSR): BeginState(LogicalToSR):
IdleBus(4);
// Perform the operation. // Perform the operation.
PerformDynamic(); PerformDynamic();