6502/CLK
1
0
Fork 0
mirror of https://github.com/TomHarte/CLK.git synced 2024-07-02 20:30:00 +00:00
Code Issues Projects Releases Wiki Activity

Generalises CMP to implement CPX and CPY.

Browse Source
This commit is contained in:
Thomas Harte 2020-10-07 18:09:56 -04:00
parent 466ca38dfa
commit 5ca1c0747f
1 changed files with 12 additions and 12 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

24
Processors/65816/Implementation/65816Implementation.hpp
View File

@ -573,20 +573,20 @@ template <typename BusHandler> void Processor<BusHandler>::run_for(const Cycles
// Arithmetic.
//
case CMP: {
if(m_flag()) {
const uint16_t temp16 = a_.halves.low - data_buffer_.value;
flags_.set_nz(uint8_t(temp16));
flags_.carry = ((~temp16) >> 8)&1;
} else {
const uint32_t temp32 = a_.full - data_buffer_.value;
flags_.set_nz(uint16_t(temp32), 8);
flags_.carry = ((~temp32) >> 16)&1;
}
} break;
#define cp(v, shift) {\
const uint32_t temp32 = v.full - data_buffer_.value; \
flags_.set_nz(uint16_t(temp32), shift); \
flags_.carry = ((~temp32) >> (8 + shift))&1; \
}
case CMP: cp(a_, m_shift_); break;
case CPX: cp(x_, x_shift_); break;
case CPY: cp(y_, x_shift_); break;
#undef cp
// TODO:
// ADC, BIT, CPX, CPY, SBC,
// ADC, BIT, SBC,
// PLP,
// PHP, PHD, PHK,
// TRB, TSB,