6502/CLK
1
0
Fork 0
mirror of https://github.com/TomHarte/CLK.git synced 2025-01-13 22:32:03 +00:00
Code Issues Projects Releases Wiki Activity

Merge pull request #547 from TomHarte/VicUB

Browse Source 
Fixes undefined behaviour resulting from uninitialised VIC state.
This commit is contained in:
Thomas Harte 2018-09-10 22:35:14 -04:00 committed by GitHub
commit 61272cfe20
No known key found for this signature in database
GPG Key ID: 4AEE18F83AFDEB23
1 changed files with 3 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
Components/6560/6560.hpp
View File

@ -451,12 +451,12 @@ template <class BusHandler> class MOS6560 {
// register state
struct {
bool interlaced, tall_characters;
bool interlaced = false, tall_characters = false;
uint8_t first_column_location, first_row_location;
uint8_t number_of_columns, number_of_rows;
uint16_t character_cell_start_address, video_matrix_start_address;
uint16_t backgroundColour, borderColour, auxiliary_colour;
bool invertedCells;
bool invertedCells = false;
uint8_t direct_values[16];
} registers_;
@ -493,7 +493,7 @@ template <class BusHandler> class MOS6560 {
}
// latches dictating start and length of drawing
bool vertical_drawing_latch_, horizontal_drawing_latch_;
bool vertical_drawing_latch_ = false, horizontal_drawing_latch_ = false;
int rows_this_field_, columns_this_line_;
// current drawing position counter