6502/CLK
1
0
Fork 0
mirror of https://github.com/TomHarte/CLK.git synced 2025-04-18 14:40:33 +00:00
Code Issues Projects Releases Wiki Activity

Specify correct 6845; experiment with vsync.

Browse Source
This commit is contained in:
Thomas Harte 2024-10-16 21:02:58 -04:00
parent 53837fe132
commit 72d7917415
1 changed files with 5 additions and 5 deletions

10
Machines/AmstradCPC/AmstradCPC.cpp

@ -78,8 +78,8 @@ class InterruptTimer {
}
/// Indicates the leading edge of a new vertical sync.
inline void signal_vsync() {
reset_counter_ = 2;
inline void set_vsync(bool active) {
reset_counter_ = active ? 2 : 0;
}
/// Indicates that an interrupt acknowledge has been received from the Z80.
@ -311,8 +311,8 @@ class CRTCBusHandler {
// For the interrupt timer: notify the leading edge of vertical sync and the
// trailing edge of horizontal sync.
if(!was_vsync_ && state.vsync) {
interrupt_timer_.signal_vsync();
if(was_vsync_ != state.vsync) {
interrupt_timer_.set_vsync(state.vsync);
}
if(was_hsync_ && !state.hsync) {
interrupt_timer_.signal_hsync();
@ -575,7 +575,7 @@ class CRTCBusHandler {
};
using CRTC = Motorola::CRTC::CRTC6845<
CRTCBusHandler,
Motorola::CRTC::Personality::UM6845R,
Motorola::CRTC::Personality::HD6845S,
Motorola::CRTC::CursorType::None>;
/*!