6502/CLK
1
0
Fork 0
mirror of https://github.com/TomHarte/CLK.git synced 2025-04-05 04:37:41 +00:00
Code Issues Projects Releases Wiki Activity

Implement MOVE [to/from] [CCR/SR].

Browse Source
This commit is contained in:
Thomas Harte 2022-05-22 19:45:22 -04:00
parent 4e34727195
commit 7d1f1a3175
2 changed files with 27 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
OSBindings/Mac/Clock SignalTests/68000ComparativeTests.mm
View File

@ -175,7 +175,7 @@ struct TestProcessor: public CPU::MC68000Mk2::BusHandler {
@"lea.json",
// @"link_unlk.json",
// @"lslr_aslr_roxlr_rolr.json",
// @"move_tofrom_srccr.json",
@"move_tofrom_srccr.json",
// @"move.json",
@"movem.json",
@"movep.json",
@ -190,7 +190,7 @@ struct TestProcessor: public CPU::MC68000Mk2::BusHandler {
@"tas.json",
@"tst.json",
]];
// _testSet = [NSSet setWithArray:@[@"TAS 4ac0"]];
_testSet = [NSSet setWithArray:@[@"MOVE to CCR 44d3"]];
}
- (void)testAll {

25
Processors/68000Mk2/Implementation/68000Mk2Implementation.hpp
View File

@ -166,6 +166,7 @@ enum ExecutionState: int {
LEA,
PEA,
TAS,
MOVEtoCCRSR,
};
// MARK: - The state machine.
@ -729,6 +730,17 @@ void Processor<BusHandler, dtack_is_implicit, permit_overrun, signal_will_perfor
perform_state_ = Perform_np;
});
Duplicate(MOVEtoCCR, MOVEtoSR);
StdCASE(MOVEtoSR, perform_state_ = MOVEtoCCRSR);
StdCASE(MOVEfromSR, {
if(instruction_.mode(0) == Mode::DataRegisterDirect) {
perform_state_ = Perform_np_n;
} else {
perform_state_ = Perform_np;
}
});
default:
assert(false);
}
@ -1950,6 +1962,19 @@ void Processor<BusHandler, dtack_is_implicit, permit_overrun, signal_will_perfor
Prefetch();
MoveToStateSpecific(Decode);
//
// MOVE to [CCR/SR]
//
BeginState(MOVEtoCCRSR):
PerformDynamic();
// Rewind the program counter and prefetch twice.
IdleBus(2);
program_counter_.l -= 2;
Prefetch();
Prefetch();
MoveToStateSpecific(Decode);
//
// Various states TODO.
//