6502/CLK
1
0
Fork 0
mirror of https://github.com/TomHarte/CLK.git synced 2024-07-01 14:29:51 +00:00
Code Issues Projects Releases Wiki Activity

Per the CPC test I'm checking, 0s should be returned for non-retained bits, not 1s.

Browse Source
This commit is contained in:
Thomas Harte 2017-08-07 19:07:12 -04:00
parent 745afd217f
commit 7fbb455836
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
Components/AY38910/AY38910.cpp
View File

@ -227,7 +227,7 @@ uint8_t AY38910::get_register_value() {
};
switch(selected_register_) {
default: return registers_[selected_register_] | register_masks[selected_register_];
default: return registers_[selected_register_] & ~register_masks[selected_register_];
case 14: return (registers_[0x7] & 0x40) ? registers_[14] : port_inputs_[0];
case 15: return (registers_[0x7] & 0x80) ? registers_[15] : port_inputs_[1];
}