mirror of
https://github.com/TomHarte/CLK.git
synced 2025-08-07 23:25:00 +00:00
Explained refresh cycles to the all-RAM Z80.
This commit is contained in:
@@ -38,6 +38,7 @@ class ConcreteAllRAMProcessor: public AllRAMProcessor, public Processor<Concrete
|
|||||||
break;
|
break;
|
||||||
|
|
||||||
case MachineCycle::Operation::Internal:
|
case MachineCycle::Operation::Internal:
|
||||||
|
case MachineCycle::Operation::Refresh:
|
||||||
break;
|
break;
|
||||||
|
|
||||||
case MachineCycle::Operation::Interrupt:
|
case MachineCycle::Operation::Interrupt:
|
||||||
|
Reference in New Issue
Block a user