mirror of
https://github.com/TomHarte/CLK.git
synced 2025-08-09 05:25:01 +00:00
Explained refresh cycles to the all-RAM Z80.
This commit is contained in:
@@ -38,6 +38,7 @@ class ConcreteAllRAMProcessor: public AllRAMProcessor, public Processor<Concrete
|
||||
break;
|
||||
|
||||
case MachineCycle::Operation::Internal:
|
||||
case MachineCycle::Operation::Refresh:
|
||||
break;
|
||||
|
||||
case MachineCycle::Operation::Interrupt:
|
||||
|
Reference in New Issue
Block a user