mirror of
https://github.com/TomHarte/CLK.git
synced 2024-11-19 08:31:11 +00:00
Explained refresh cycles to the all-RAM Z80.
This commit is contained in:
parent
54e4643396
commit
85c6fb1430
@ -38,6 +38,7 @@ class ConcreteAllRAMProcessor: public AllRAMProcessor, public Processor<Concrete
|
||||
break;
|
||||
|
||||
case MachineCycle::Operation::Internal:
|
||||
case MachineCycle::Operation::Refresh:
|
||||
break;
|
||||
|
||||
case MachineCycle::Operation::Interrupt:
|
||||
|
Loading…
Reference in New Issue
Block a user