6502/CLK
1
0
Fork 0
mirror of https://github.com/TomHarte/CLK.git synced 2025-01-27 22:30:49 +00:00
Code Issues Projects Releases Wiki Activity

Broadens address decoding.

Browse Source 
To no obvious change in output.
This commit is contained in:
Thomas Harte 2019-05-06 22:57:29 -04:00
parent 9bf9b9ea8c
commit 949c848815
1 changed files with 4 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

7
Machines/Apple/Macintosh/Macintosh.cpp
View File

@ -85,8 +85,8 @@ class ConcreteMachine:
const int register_address = word_address >> 8; const int register_address = word_address >> 8;
switch(word_address & 0x7ff0ff) { switch(word_address & 0x78f000) {
case 0x77f0ff: case 0x70f000:
// VIA accesses are via address 0xefe1fe + register*512, // VIA accesses are via address 0xefe1fe + register*512,
// which at word precision is 0x77f0ff + register*256. // which at word precision is 0x77f0ff + register*256.
if(cycle.operation & Microcycle::Read) { if(cycle.operation & Microcycle::Read) {
@ -97,7 +97,7 @@ class ConcreteMachine:
} }
break; break;
case 0x6ff0ff: case 0x68f000:
// The IWM; this is a purely polled device, so can be run on demand. // The IWM; this is a purely polled device, so can be run on demand.
iwm_.run_for(time_since_iwm_update_.flush_cycles()); iwm_.run_for(time_since_iwm_update_.flush_cycles());
if(cycle.operation & Microcycle::Read) { if(cycle.operation & Microcycle::Read) {
@ -110,6 +110,7 @@ class ConcreteMachine:
break; break;
default: default:
printf("Unrecognised %c [%06x]\n", (cycle.operation & Microcycle::Read) ? 'r' : 'w', *cycle.address & 0xffffff);
if(cycle.operation & Microcycle::Read) { if(cycle.operation & Microcycle::Read) {
cycle.value->halves.low = 0xff; cycle.value->halves.low = 0xff;
if(cycle.operation & Microcycle::SelectWord) cycle.value->halves.high = 0xff; if(cycle.operation & Microcycle::SelectWord) cycle.value->halves.high = 0xff;