6502/CLK
1
0
Fork 0
mirror of https://github.com/TomHarte/CLK.git synced 2025-12-19 14:18:05 +00:00
Code Issues Projects Releases Wiki Activity

Formalises work left to do.

Browse Source
This commit is contained in:
Thomas Harte
2020-10-06 19:12:19 -04:00
parent 993eff1d3d
commit 9ce9167e3c
2 changed files with 46 additions and 3 deletions
Download Patch File Download Diff File Expand all files Collapse all files

45
Processors/65816/Implementation/65816Implementation.hpp
View File

@@ -297,11 +297,13 @@ template <typename BusHandler> void Processor<BusHandler>::run_for(const Cycles
case OperationPerform:
switch(active_instruction_->operation) {
case NOP:
break;
//
// Loads, stores and transfers
//
case LDA:
LD(a_, data_buffer_.value, m_masks_);
break;
@@ -314,6 +316,14 @@ template <typename BusHandler> void Processor<BusHandler>::run_for(const Cycles
LD(y_, data_buffer_.value, x_masks_);
break;
case PLB:
a_.halves.high = instruction_buffer_.value;
break;
case PLD:
direct_ = ((instruction_buffer_.value) & 0xff) << 16;
break;
case TXS:
// TODO: does this transfer in full when in 8-bit index mode?
LD(s_, x_.full, x_masks_);
@@ -324,12 +334,30 @@ template <typename BusHandler> void Processor<BusHandler>::run_for(const Cycles
data_buffer_.size = 2 - m_flag();
break;
case STZ:
data_buffer_.value = 0;
data_buffer_.size = 2 - m_flag();
break;
case STX:
data_buffer_.value = x_.full & x_masks_[1];
data_buffer_.size = 2 - x_flag();
break;
case STY:
data_buffer_.value = y_.full & x_masks_[1];
data_buffer_.size = 2 - m_flag();
break;
//
// Jumps.
//
case JML:
program_bank_ = instruction_buffer_.value & 0xff0000;
[[fallthrough]];
case JMP:
pc_ = instruction_buffer_.value & 0xffff;
break;
@@ -415,6 +443,21 @@ template <typename BusHandler> void Processor<BusHandler>::run_for(const Cycles
flags_.set_nz(y_top());
} break;
// TODO:
// ADC, AND, BIT, CMP, CPX, CPY, EOR, ORA, SBC,
// PLP,
// PHB, PHP, PHD, PHK,
// ASL, LSR, ROL, ROR, TRB, TSB,
// REP, SEP,
// BCC, BCS, BEQ, BMI, BNE, BPL, BRA, BVC, BVS, BRL,
// TAX, TAY, TCD, TCS, TDC, TSC, TSX, TXA, TXS, TXY, TYA, TYX,
// XCE, XBA,
// STP, WAI,
// RTI, RTL,
// BRK,
default:
assert(false);
}