1
0
mirror of https://github.com/TomHarte/CLK.git synced 2024-06-26 10:29:31 +00:00

Further eliminate naming.

This commit is contained in:
Thomas Harte 2023-05-10 18:46:21 -05:00
parent 10cd2a36cf
commit a8cc74f9fe
3 changed files with 6 additions and 6 deletions

View File

@ -151,7 +151,7 @@ struct PortAccessDelegate191: public CPU::Z80::AllRAMProcessor::PortAccessDelega
}
- (void)setValue:(uint16_t)value forRegister:(CSTestMachineZ80Register)reg {
_processor->set_value_of_register(registerForRegister(reg), value);
_processor->set_value_of(registerForRegister(reg), value);
}
- (void)setValue:(uint8_t)value atAddress:(uint16_t)address {
@ -165,7 +165,7 @@ struct PortAccessDelegate191: public CPU::Z80::AllRAMProcessor::PortAccessDelega
}
- (uint16_t)valueForRegister:(CSTestMachineZ80Register)reg {
return _processor->get_value_of_register(registerForRegister(reg));
return _processor->value_of(registerForRegister(reg));
}
- (BOOL)isHalted {

View File

@ -82,11 +82,11 @@ class ConcreteAllRAMProcessor: public AllRAMProcessor, public BusHandler {
}
}
uint16_t get_value_of_register(Register r) final {
uint16_t value_of(Register r) final {
return z80_.value_of(r);
}
void set_value_of_register(Register r, uint16_t value) final {
void set_value_of(Register r, uint16_t value) final {
z80_.set_value_of(r, value);
}

View File

@ -36,8 +36,8 @@ class AllRAMProcessor:
virtual void run_for(const Cycles cycles) = 0;
virtual void run_for_instruction() = 0;
virtual uint16_t get_value_of_register(Register r) = 0;
virtual void set_value_of_register(Register r, uint16_t value) = 0;
virtual uint16_t value_of(Register r) = 0;
virtual void set_value_of(Register r, uint16_t value) = 0;
virtual bool get_halt_line() = 0;
virtual void reset_power_on() = 0;