6502/CLK
1
0
Fork 0
mirror of https://github.com/TomHarte/CLK.git synced 2025-11-23 05:19:20 +00:00
Code Issues Projects Releases Wiki Activity

Implement RTI and RTS.

Browse Source
This commit is contained in:
Thomas Harte
2025-10-22 17:48:19 -04:00
parent 410c19a7da
commit a8f41b9017
1 changed files with 21 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

21
Processors/6502Mk2/Implementation/6502.hpp
View File

@@ -594,6 +594,27 @@ void Processor<model, Traits>::run_for(const Cycles cycles) {
goto fetch_decode;
case access_program(RTI):
access(BusOperation::Read, Stack(registers.s), Storage::operand_);
access(BusOperation::Read, Stack(registers.inc_s()), Storage::operand_);
registers.flags = Flags(Storage::operand_);
access(BusOperation::Read, Stack(registers.inc_s()), registers.pc.halves.low);
check_interrupt();
access(BusOperation::Read, Stack(registers.inc_s()), registers.pc.halves.high);
goto fetch_decode;
case access_program(RTS):
access(BusOperation::Read, Stack(registers.s), Storage::operand_);
access(BusOperation::Read, Stack(registers.inc_s()), registers.pc.halves.low);
check_interrupt();
access(BusOperation::Read, Stack(registers.inc_s()), registers.pc.halves.high);
++registers.pc.full;
goto fetch_decode;
// MARK: - NMI/IRQ/Reset, and BRK.