6502/CLK
1
0
Fork 0
mirror of https://github.com/TomHarte/CLK.git synced 2024-06-17 06:29:28 +00:00
Code Issues Projects Releases Wiki Activity

Eliminates all endashes.

Browse Source
This commit is contained in:
Thomas Harte 2018-05-13 15:43:03 -04:00
parent 484e640d43
commit ad9b0cd4e3
11 changed files with 19 additions and 19 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
Components/6560/6560.hpp
View File

@ -107,7 +107,7 @@ template <class BusHandler> class MOS6560 {
void set_output_mode(OutputMode output_mode) {
output_mode_ = output_mode;
// Luminances are encoded trivially: on a 0–255 scale.
// Luminances are encoded trivially: on a 0-255 scale.
const uint8_t luminances[16] = {
0, 255, 64, 192,
128, 128, 64, 192,
@ -115,7 +115,7 @@ template <class BusHandler> class MOS6560 {
192, 192, 128, 255
};
// Chrominances are encoded such that 0–128 is a complete revolution of phase;
// Chrominances are encoded such that 0-128 is a complete revolution of phase;
// anything above 191 disables the colour subcarrier. Phase is relative to the
// colour burst, so 0 is green.
const uint8_t pal_chrominances[16] = {

2
Machines/AmstradCPC/AmstradCPC.cpp
View File

@ -673,7 +673,7 @@ class i8255PortHandler : public Intel::i8255::PortHandler {
// Bit 6: printer ready (1 = not)
// Bit 5: the expansion port /EXP pin, so depends on connected hardware
// Bit 4: 50/60Hz switch (1 = 50Hz)
// Bits 1–3: distributor ID (111 = Amstrad)
// Bits 1-3: distributor ID (111 = Amstrad)
default: return 0xff;
}
}

8
Machines/Commodore/1540/Implementation/C1540.cpp
View File

@ -50,10 +50,10 @@ Cycles MachineBase::perform_bus_operation(CPU::MOS6502::BusOperation operation,
/*
Memory map (given that I'm unsure yet on any potential mirroring):
0x0000–0x07ff RAM
0x1800–0x180f the serial-port VIA
0x1c00–0x1c0f the drive VIA
0xc000–0xffff ROM
0x0000-0x07ff RAM
0x1800-0x180f the serial-port VIA
0x1c00-0x1c0f the drive VIA
0xc000-0xffff ROM
*/
if(address < 0x800) {
if(isReadOperation(operation))

2
Machines/Electron/Video.cpp
View File

@ -388,7 +388,7 @@ unsigned int VideoOutput::get_cycles_until_next_ram_availability(int from_time)
// Apply the standard cost of aligning to the available 1Mhz of RAM bandwidth.
result += 1 + (position&1);
// In Modes 0–3 there is also a complete block on any access while pixels are being fetched.
// In Modes 0-3 there is also a complete block on any access while pixels are being fetched.
if(screen_mode_ < 4) {
const int current_column = graphics_column(position + (position&1));
int current_line = graphics_line(position);

4
Machines/MSX/MSX.cpp
View File

@ -67,7 +67,7 @@ class AYPortHandler: public GI::AY38910::PortHandler {
uint8_t get_port_input(bool port_b) {
if(!port_b) {
// Bits 0–5: Joystick (up, down, left, right, A, B)
// Bits 0-5: Joystick (up, down, left, right, A, B)
// Bit 6: keyboard switch (not universal)
// Bit 7: tape input
@ -599,7 +599,7 @@ class ConcreteMachine:
audio_toggle_.set_output(new_audio_level);
}
// b0–b3: keyboard line
// b0-b3: keyboard line
machine_.set_keyboard_line(value & 0xf);
} break;
default: printf("What what what what?\n"); break;

4
Machines/Oric/Video.cpp
View File

@ -72,8 +72,8 @@ Outputs::CRT::CRT *VideoOutput::get_crt() {
}
void VideoOutput::run_for(const Cycles cycles) {
// Vertical: 0–39: pixels; otherwise blank; 48–53 sync, 54–56 colour burst
// Horizontal: 0–223: pixels; otherwise blank; 256–259 sync
// Vertical: 0-39: pixels; otherwise blank; 48-53 sync, 54-56 colour burst
// Horizontal: 0-223: pixels; otherwise blank; 256-259 sync
#define clamp(action) \
if(cycles_run_for <= number_of_cycles) { action; } else cycles_run_for = number_of_cycles;

6
Processors/Z80/Implementation/Z80Storage.cpp
View File

@ -323,9 +323,9 @@ void ProcessorStorage::assemble_cb_page(InstructionPage &target, RegisterPair &i
/* 0x28 SRA B; 0x29 SRA C; 0x2a SRA D; 0x2b SRA E; 0x2c SRA H; 0x2d SRA L; 0x2e SRA (HL); 0x2f SRA A */
/* 0x30 SLL B; 0x31 SLL C; 0x32 SLL D; 0x33 SLL E; 0x34 SLL H; 0x35 SLL L; 0x36 SLL (HL); 0x37 SLL A */
/* 0x38 SRL B; 0x39 SRL C; 0x3a SRL D; 0x3b SRL E; 0x3c SRL H; 0x3d SRL L; 0x3e SRL (HL); 0x3f SRL A */
/* 0x40 – 0x7f: BIT */
/* 0x80 – 0xcf: RES */
/* 0xd0 – 0xdf: SET */
/* 0x40 - 0x7f: BIT */
/* 0x80 - 0xcf: RES */
/* 0xd0 - 0xdf: SET */
CB_PAGE(MODIFY_OP_GROUP, READ_OP_GROUP_D)
};
InstructionTable offsets_cb_program_table = {

2
SignalProcessing/FIRFilter.cpp
View File

@ -28,7 +28,7 @@ using namespace SignalProcessing;
Original source for this filter:
"DIGITAL SIGNAL PROCESSING, II", IEEE Press, pages 123–126.
"DIGITAL SIGNAL PROCESSING, II", IEEE Press, pages 123-126.
*/
/*! Evaluates the 0th order Bessel function at @c a. */

2
Storage/Tape/Formats/TapePRG.cpp
View File

@ -195,7 +195,7 @@ void PRG::get_next_output_token() {
case 0:
output_token_ = WordMarker;
break;
default: // i.e. 1–8
default: // i.e. 1-8
output_token_ = (output_byte_ & (1 << (bit_offset - 1))) ? One : Zero;
break;
case 9: {

2
Storage/Tape/Parsers/MSX.cpp
View File

@ -84,7 +84,7 @@ std::unique_ptr<Parser::FileSpeed> Parser::find_header(Storage::Tape::BinaryTape
Attempts exactly to duplicate the MSX's TAPIN function.
@returns A value in the range 0–255 if a byte is found before the end of the tape;
@returns A value in the range 0-255 if a byte is found before the end of the tape;
-1 otherwise.
*/
int Parser::get_byte(const FileSpeed &speed, Storage::Tape::BinaryTapePlayer &tape_player) {

2
Storage/Tape/Parsers/MSX.hpp
View File

@ -43,7 +43,7 @@ class Parser {
Attempts exactly to duplicate the MSX's TAPIN function.
@returns A value in the range 0–255 if a byte is found before the end of the tape;
@returns A value in the range 0-255 if a byte is found before the end of the tape;
-1 otherwise.
*/
static int get_byte(const FileSpeed &speed, Storage::Tape::BinaryTapePlayer &tape_player);