6502/CLK
1
0
Fork 0
mirror of https://github.com/TomHarte/CLK.git synced 2024-11-17 10:06:21 +00:00
Code Issues Projects Releases Wiki Activity

Adds non-committal reads for some write-only registers.

Browse Source 
The hardware now proceeds to trying to talk to the Blitter. So that's next.
This commit is contained in:
Thomas Harte 2021-07-22 16:10:30 -04:00
parent 56b62a5e49
commit b3d55cc16d
1 changed files with 9 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

12
Machines/Amiga/Amiga.cpp
View File

@ -131,7 +131,7 @@ class ConcreteMachine:
switch(RW(address)) {
default:
printf("Unimplemented chipset access %06x\n", *cycle.address);
LOG("Unimplemented chipset " << (cycle.operation & Microcycle::Read ? "read" : "write") << " " << PADHEX(6) << *cycle.address);
assert(false);
break;
@ -194,6 +194,12 @@ class ConcreteMachine:
LOG("TODO: Bitplane data; " << PADHEX(4) << cycle.value16() << " to " << *cycle.address);
break;
case Read(0x110): case Read(0x112): case Read(0x114): case Read(0x116):
case Read(0x118): case Read(0x11a):
cycle.set_value16(0xffff);
break;
// Colour palette.
case Write(0x180): case Write(0x182): case Write(0x184): case Write(0x186):
case Write(0x188): case Write(0x18a): case Write(0x18c): case Write(0x18e):
@ -377,7 +383,7 @@ class ConcreteMachine:
// b2: SEL
// b1: POUT
// b0: BUSY
LOG("TODO: Serial control: " << PADHEX(2) << value);
LOG("TODO: Serial control: " << PADHEX(2) << +value);
} else {
// Disk motor control, drive and head selection,
// and stepper control:
@ -390,7 +396,7 @@ class ConcreteMachine:
// b2: /SIDE
// b1: DIR
// b0: /STEP
LOG("TODO: Stepping, etc; " << PADHEX(2) << value);
LOG("TODO: Stepping, etc; " << PADHEX(2) << +value);
}
}
} cia_b_handler_;